SC3

SC3: 0.35 µm CMOS Standard Cell

The onsemi SC3 standard cell family combines compact, building block standard cells and soft IP with high speed memory and datapath functions. Using a 0.35 μm, high performance CMOS process, the SC3 family offers a lower cost alternative to gate arrays for high volume applications.

Parameters

Feature

Up to 2 M logic gates and 2 M bits of RAM

Operating temperature range -55 to 150°C

JTAG boundary scan macro support

Full operating voltage range from 2.25 V to 5.5 V

ESD protection > 2 kV; Latchup > 100 mA

High speed operation, power dissipation: 2.95 μW/MHz/gate (FO=1; VDD=5.0 V)

Low power operation, power dissipation: 0.62 μW/MHz/gate (FO=1; VDD=3.3 V)

Ultra-low power operation, power dissipation: 0.20 µW/MHz/gate (FO=1; VDD=2.5 V)

Feature

Parameters

Excellent performance

980 MHz maximum toggle rate on clocked flip-flops
High speed operation: 67 ps delay for a 2-input NAND gate (FO=2; L=0 mm; VDD=3.3 V)
Low power operation: 86 ps delay for a 2-input NAND gate (FO=2; L=0 mm; VDD=2.5 V)
6ns clock-to-out performance (C_L = 35 pF)

Mixed voltage operation

Split power supply bussing between core and pads
3.3 V or 2.5 V core operation
2.5 V, 3.3 V, 5 V I/O
5 V tolerant I/O cells

Cost driven architecture

2 or 3 level metal interconnect provides lowest device cost for gates and pads required

Extensive library for quick design

Complete core cell and I/O library
IP functions include processors, peripherals and datapath synthesizers

1-4 of 9

Products per page

Jump to :

Applications

SC3 standard cell technology targets high volume digital ASIC products. The low device cost accommodates designs requiring significant on-board memory, data path logic or IP blocks.

SC3 wafers are produced in onsemi's domestic wafer fab. In addition onsemi offers a complete on-shore flow including design, mask generation, silicon, packaging, and test complete with ITAR and NOFORN processing to support government and military programs. SC3 has extensive flight heritage.

SC3 also supports a wide range of applications in the industrial, communications, computing & peripherals and medical markets.

Mid-Range ASIC Design

SC3 provides a cost effective solution for mid-range applications with gate counts up to 2 million gates and up to 2 million bits of memory. Combined with support for a rich family of I/O standards, the onsemi RTL sign-off and netlist hand-off flows provide quick and seamless access for SC3 designs.

FPGA Conversion

SC3 provides an ideal platform to cost reduce or replace obsolete PLD and FPGA devices, or even advanced FPGAs with suitable performance requirements. SC3 provides extensive support for FPGA memory and timing generator features, including live at power up (LAPU capability).

Support for EOL Products

onsemi's FPGA-to-ASIC and ASIC-to-ASIC conversion capabilities allow SC3 to be a cost-effective, long-term solution for end-of-life products.

Process Upgrade

onsemi ASICs designed in 1.25 µm, 1.0 µm, 0.8 µm, 0.6 µm, 0.5 µm processes, and any legacy 3.3 V core technology can be easily upgraded to the SC3 family. The onsemi ASIC library provides a common netlist design base.

Adding Custom Blocks

onsemi specializes in combining digital and analog functions in custom ASICs. Analog functions include ADCs and DACs, op-amps and comparators, EMI/RFI filters, AC-DC and DC-DC controllers and regulators, drivers, thermal management, voltage and current management, and digital potentiometers.

Design Flow

onsemi ASICs are supported on leading third-party software platforms:

Mentor Graphics™

Synopsys®

Cadence®

The onsemi design flow integrates leading third-party design tools with ON Semiconductor proprietary tools to offer a flexible design interface for mid-range ASIC designs with RTL sign-off, ASIC netlists for ASIC-to-ASIC conversion and FPGA designs for FPGA-to-ASIC conversion. The ON Semiconductor software support methodology ensures a tight, well-coupled flow from design to production. The dedicated, experienced engineering staff from ON Semiconductor can assist at any step of the design process.