

25 kW fast EV DC Charger power stage

SiC Module, 2-PACK Half Bridge Topology, 1200 V, 10 mohm SiC MOSFET

May 2021

Your value-added partner for EV charging solutions



EV charging market outlook

Requirements are rapidly evolving in several directions

Peak powers increasing ↓ charging time & ↑ vehicles battery capacity

Increasing efficiency standards 96% as standard (vs 95%) and targeting above

Size reduction and modularity Requiring higher frequencies Superior thermal management Compact and rugged blocks

Cost-focused developments increasing ↑ #of competitors Commoditization

Multiple use cases and evolving

ESS and solar integration Stand-alone chargers vs charging stations Centralized PFCs and multiple DC-DCs stages Handling such a broad and fluid scope of demanding requirements takes ...







Realiable and robust power conversion technologies



ON Semiconductor is your value-added partner for Fast DC EV Charging solutions





System solution expertise and long experience

+ 5 years focus on EV Charging
Dedicated expert application teams
An array of reference design developments
Developments on SiC driver optimization

Development tools and support

Thermal and electrical simuation models Physical scalable models (<u>Learn more</u>) Evaluation boards and reference desings



Leading power modules and SiC technologies with a comprehensive overall portfolio

Continuous investment in enhanced packaging technology Superior SiC features with patented termination for ruggedness Power devices, analog ICs, auxiliary power, sensing protections and connectivity portfolio



Fully integrated supply value chain

In-house raw wafers Wafer manufacturing and assembly



Fast and Ultrafast DC Charging ~ 50 kW - > 350 kW





Public Information

25 kW fast EV DC Charger power stage

Taking advantage of 1200 V 10 mOhm 2-PACK SiC-modules



Public Information

Reference design - 25 kW fast DC Charger power stage



Specification and Key Features

AC input				
Voltage	3-phase 400 V AC (EU) / 480 V AC (US)			
Max. Current		37 A		
Power Factor		> 0.99		
Efficiency		> 96 %		
DC Output				
Voltage	80 su	D0 VDC (optimized) / (200 VDC – 1000 VDC) apported		
Max. Power	25	25 kW		
Max. Current	50 A			
Protections				
Output	0\	OVP, OCP, SC		
Input	U١	UVP, OVP, inrush current limitation		
Internal	D	DESAT (driver), Thermal (NTC on PIM)		
Communications	;			
Internal		SPI, I2C		
External		Isolated CAN, USB, UART		
Standards / Nor	ns			
Standard/Norm EV Charging		IEC – 61851 (used as guideline)		
Regulation		EN55011 Class A (used as guideline)		

Load profile





Key BOM parts

Functional Block		Description	WPN
Power modules	B	Half Bridge SiC – Module 2- PACK 1200 V / 10 mOhm	NXH010P120MNF1PTG
SiC driver system		Galvanic isolated high current and high efficiency	NCD57000
		Isolated driver supply	Based on SECO-LVDCDC-3064-SIC-GEVB using NCV3064 buck/boost
Auxiliary Power	\bigcirc	Auxiliary Power supply	Based on SECO-HVDCDC1362-40W15V using NCV1362 PSR quasi-resonant flyback / NVH4L0160N120SC1 160m0hm SiC
Sensing		12-Bit Low Power SAR ADC Signed Output	NCD9801x
		High Speed Dual-Channel, Bi-Directional Ceramic Digital Isolator	NCID9211
		CSA, 26V, Bidirectional Current Shunt Monitor	NCS21x



Join us in our development journey! Blog series

Learn how to develop a 25 kW fast EV charger stage with ON Semiconductor



On Semiconductor's team is developing a 25-kW dc charger with bidirectional capability. The system shall cover a wide output voltage range, being able to charge EVs with both 400-V and 800-V batteries, optimized for the higher voltage level. The input voltage is rated for EU 400-Vac and U.S. 480-Vac three-phase grids. The power stage shall deliver 25 kW over the 500-V to 1000-V voltage range. Below 500 V, the output current will be limited to 50 A, derating the power, in alignment with profiles of dc charging standards such as CCS or CHAdeMO (Fig. 2).



Page 2 of 5

Examples of topics

Developing the Power Factor Correction (PFC) rectification stage Developing the Dual Active Full Bridge DC/DC stage A closer look to modulation schemes The driving systems for silicon-carbide (SiC) power modules Auxiliary power units from 800 V bus



Launch April and monthly until October.

Stay tuned at ,<u>How2Power</u> and <u>Fast EV Charging site</u>



Support program for reference designs

Get your hands on our design boards



Application & design notes & blogs



Development results as we go

SPICE simulation



Drivers design



Thermal management



...



Learn with us about Fast DC EV Charging technologies



SiC 1200 V Gen 1 Characteristics and Driving Recommendations

1200 V SiC MOSFETs & Modules: **Characteristics and Driving Recommendations**

ON Semiconductor Gen 1

AND90103/D

ABSTRACT

SiC MOSFETs are quickly proliferating in the power semiconductor market as some of the initial reliability concerns have been resolved and the price level has reached a very attractive point. As more devices become available in the market, it is important to understand both the commonalities and the differences with IGBTs so that the user can get the most out of each device. This paper provides an overview on the key characteristics of ON Semiconductor Gen 1 1200 V SiC MOSFETs and how they can be influenced by the driving conditions. As part of the full wide bandgap ecosystem that ON Semiconductor offers, this article also provides a guideline on the usage of the NCP51705 an isolated gate driver for SiC MOSFETs.

INTRODUCTION

12

Silicon carbide (SiC) is part of the wide bandgap (WBG) family of semiconductor materials used to fabricate discrete power semiconductors. As shown in Table 1, conventional silicon (Si) MOSFETs have a bandgap energy of 1.12 eV compared to SiC MOSFETs possessing 3.26 eV.

The wider bandgap energy associated with SiC and (GaN) Gallium Nitride means that it takes approximately 3 times the energy to move electrons from their valence band to the conduction band, resulting in a material that behaves more like an insulator and less like a conductor. This allows WBG semiconductors to withstand much higher breakdown voltages, highlighted by their breakdown field robustness being 10 times that of silicon. A higher breakdown field enables a reduction in device thickness for a given voltage rating which translates to lower on-resistance and higher current canability. SiC and GaN each have mobility parameters on the same order of magnitude as silicon, making both materials well suited for high-frequency switching applications. The thermal conductivity of SiC is three times greater than that of silicon and GaN. Higher thermal conductivity translates to lower temperature rise for a given power dissipation.



ON Semiconductor[®]

www.onsemi.com APPLICATION NOTE

The R_{DS(ON)} for a specific required breakdown voltage considering one part of a MOSFET [1] is inversely proportional to the product of the mobility times the cube of the critical breakdown field. Even if SiC has a lower mobility than silicon, the critical breakdown field is ten times higher, resulting in a much lower RDS(ON) for a given breakdown voltage

The guaranteed maximum operating temperature for commercially available SiC MOSFETs is 150°C < Tr < 200°C. Comparatively. SiC junction temperatures as high as 600°C are attainable but mostly limited by bonding and packaging techniques. This makes SiC the superior WBG semiconductor material for high-voltage. high-speed, high-current, high-temperature, switching power applications.

Table 1 SEMICONDUCTOR MATERIAL PROPERTIES

Properties	Si	4H - SIC	GaN
Band Energy (eV)	1.12	3.26	3.50
Electron Mobility (cm ² /Vs)	1400	900	1250
Hole Mobility (cm ² /Vs)	600	100	200
Breakdown Filed (MV/cm)	0.3	3.0	3.0
Thermal Conductivity (W/cm °C)	1.5	4.9	1.3
Maximum Junction Temperature (°C)	150	600	400

SiC MOSFETs are commonly available in the range of 650 V < BVDSS < 1.7 kV. Although the dynamic switching behavior of SiC MOSFETs is quite similar to standard silicon MOSFETs, there are unique gate drive requirements dictated by their device characteristics that must be taken into consideration

Demvstifving 3-phase PFCs



Exclusive Technology Feature

Page 16 of 17

The advantage of this structure is that it is much simpler to design because single-phase PFC converters are well known and widely available. But, the need for a neutral wire makes the distribution network more expensive and not optimum. Also, a single-phase PFC stage cannot handle power above several kilowatts. Beyond that, paralleling is needed

Summary Of Three-Phase Topologies

The table below summarizes the pros and cons of each topology regarding the design criteria discussed in previous sections

Table. A comparison of the generic topologies discussed in this article. These values are subject to change in particular applications or actual implementations.

O: Very suita	ble/positive.	🛛 🜔: Average 🧲	: Not suita	ble/negative.		
	Vienna	T-NPC	A-NPC	NPC	Six-switch	3x single- phase
Switching levels	3	3	3	3	2	2
Reduced EMI	•/0	\bigcirc	0	0	•	0/0
Efficiency	•	●/○	0	0/0	0	0
Power density	0	0	0	0	0/0	•
Overall BOM cost	0	0	•	0	•	0
Control complexity	•	0	•	0	0	0/0
Bidirectional	No	Can be	Yes	No (A-NPC)	Yes	No

Conclusion

Three-phase PFC systems are complex, with multiple designs possible to fulfill the same electrical requirements and a broad scope of considerations to address and tradeoffs to make. Finding the optimal solution for each application is a challenge, and it requires expertise both at the system level as well as at the component level.

Device vendors such as ON Semiconductor offer multiple resources to assist you in developing three-phase converters. These include application notes, evaluation boards, simulation models^[2] and expert application teams^[3] to help demystify three-phase PFC. Application engineers can help you select the right topology based on your application requirements and to find the optimal components for each case

References

- "Dreiphasen-Dreipunkt-Pulsgleichrichter" by J. W. Kolar, patent filed Dec. 23, 1993, File No. AT2612/93, European Patent Appl.: EP 94 120 245.9-1242 titled "Vorrichtung und Verfahren zur Umformung von Drehstrom in Gleichstrom
- Learn more about three-phase PFC solutions at our website.

© 2021 How2Power, All rights reserved

Using Physical and Scalable Simulation Models to Evaluate Parameters and Application Results '

Using Physical and Scalable Simulation Models to Evaluate **Parameters and Application Results**

SPICE modeling approach based on process and layout

parameters which enables design optimization through a

direct link between SPICE, physical design, and process

technology. Physical and scalable models are available for

nearly all discrete power components from the ON

Semiconductor web site. The models' accuracy allows the

user to extract device parameters (like in a data sheet) for a

given operating point when these parameters are not in the

data sheet. These models give a real picture on how the

device will perform in a real application. Power device

losses are not guessed with an empirical formula but

obtained in a real circuit including all the parasitics (like

layout, passive parasitics). Key information, like junction

temperature, can be also monitored to determine the device.

Physical and scalable modeling has been described by

James Victory in papers [1], [2], [3] and tutorial [4]. These

models are based on silicon (or silicon carbide or gallium

nitride) equations and the geometry of the device. They are

not obtained by curves fitting. They are behavioral models.

They are linked to technology platform and device are

obtained by scaling. They include packaging parasitics.

Thermal dependence is also calculated step by step during

mission profile used in reliability calculations.

ABSTRACT

INTRODUCTION

"ON" STATIC REGION CURVES

Drain Current versus Drain-Source Voltage with Gate-Source Voltage as Parameter (First Example: NTHL040N65S3F)

The on-region characteristic or curve shows how th drain current changes due to the drain to source voltage wi the gate to source voltage used as a parameter. This curve i given in all university books describing MOSFETs (s Figure 1) and also in data sheet (see Figure 2). The "on" characteristic or curve is made of two region

- · The linear or ohmic region: it corresponds to the region where the MOSFET behaves as a resistor (called Physical and scalable modeling technique is an advanced
 - R_{DSon}) · The saturation or active region: it corresponds to the region where the curve is almost flat and the MOSFE? operates like a current source.

These curves depend mostly on the voltage applied to the

We can find this on-region curve in "MOSFET Basics" application note from ON Semiconductor [6] in the Figure

[V_{GS}-V_{GS(h)}=V_{DS}] Active

Figure 1, Typical On-Region Curve from a University Book

In specification, this curve is shown in a log scale, Fe example, for the NTHL040N65S3F, SuperFET3 recovery 40 m Ω , the curve is the one in Figure 2.

simulation using the electro-thermal equivalence. This will be shown in this paper. The simulators' (Orcad, SIMetrix and LTspice) setup is explained in the following reference [5].

This paper will focus on simple simulation schematic description to extract device parameters like on resistance and output capacitor values as a function of the operating

The difference between models with and without thermal dependency will be also explained.

The paper will also describe the results (like junction temperature, losses,...) obtained on a full boost stage diagram.

1. 250 e Puleo Toet 2. T_C = 25° C 10 20 V_{DS}, Drain–Source Voltage[V]

Figure 2. On-Region Curve from Data Sheet





Thank you

Your value-added partner for EV charging solutions

