# MOSFET – Power, Single, N-Channel, DPAK/IPAK 30 V, 41 A

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

#### **Applications**

- CPU Power Delivery
- DC-DC Converters

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

			ı		1
Parar	neter		Symbol	Value	Unit
Drain-to-Source Volta	ige		V <sub>DSS</sub>	30	٧
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	12.1	Α
Current (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 100°C		8.6	
Power Dissipation $(R_{\theta JA})$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.6	W
Continuous Drain Current (R <sub>B.IA</sub> )		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	8.8	Α
(Note 2)	Steady State	T <sub>A</sub> = 100°C	1	6.2	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.37	W
Continuous Drain		T <sub>C</sub> = 25°C	Ι <sub>D</sub>	41	Α
Current (R <sub>θJC</sub> ) (Note 1)		T <sub>C</sub> = 100°C		29	
Power Dissipation $(R_{\theta JC})$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	29.4	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	167	Α
Current Limited by Pac	kage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	60	Α
Operating Junction and	I Storage ∃	Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body I	Diode)		IS	27	Α
Drain to Source dV/dt			dV/dt	7.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 10 V, L = 0.1 mH, $I_{L(pk)}$ = 24 A, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	28	mJ
Lead Temperature for S (1/8" from case for 10 s		urposes	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	8.0 mΩ @ 10 V	41 A
30 V	12 m $\Omega$ @ 4.5 V	417










CASE 369AA DPAK (Bent Lead) STYLE 2 CASE 369AD IPAK (Straight Lead)

CASE 369D IPAK (Straight Lead DPAK)

# MARKING DIAGRAMS & PIN ASSIGNMENTS



A = Assembly Location

Y = Year
WW = Work Week
4909N = Device Code
G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	5.1	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	4.3	
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	58.2	
Junction-to-Ambient - Steady State (Note 4)	$R_{\theta JA}$	110	

<sup>3.</sup> Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•		•	•	<u> </u>
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I	<sub>D</sub> = 250 μA	30			٧
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	μΑ
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>0</sub>	<sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	l <sub>D</sub> = 250 μA	1.0	1.7	2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		6.5	8.0	mΩ
			I <sub>D</sub> = 15 A		6.5		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		9.5	12	
			I <sub>D</sub> = 15 A		9.5		
Forward Transconductance	gFS	V <sub>DS</sub> = 1.5 V	′, I <sub>D</sub> = 30 A		52		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				1314		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f}$ $V_{DS} =$			487		1
Reverse Transfer Capacitance	C <sub>rss</sub>	<b>₹</b> D5 −	10 V		17.4		
Total Gate Charge	$Q_{G(TOT)}$				7.6		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V,	V <sub>DS</sub> = 15 V,		2.1		
Gate-to-Source Charge	$Q_{GS}$	$I_D = 3$	30 A		4.3		
Gate-to-Drain Charge	$Q_{GD}$				1.3		
Total Gate Charge	$Q_{G(TOT)}$	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A			17.5		nC
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t <sub>d(on)</sub>				11		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V,	V <sub>DS</sub> = 15 V,		21		1
Turn-Off Delay Time	t <sub>d(off)</sub>	I <sub>D</sub> = 15 A, F			17		1
Fall Time	t <sub>f</sub>				2.7		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> Surface-mounted on FR4 board using the minimum recommended pad size.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.
 Assume terminal length of 110 mils.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Turn-On Delay Time	t <sub>d(on)</sub>			8.0		ns		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V,		19		]		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$		21				
Fall Time	t <sub>f</sub>			2.3		]		
DRAIN-SOURCE DIODE CHARACTERISTICS								
Face and Divide Valley		T 0500		0.0		\ /		

Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C	0.9	1.1	٧
		I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C	0.8		
Reverse Recovery Time	t <sub>RR</sub>			30		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, dIs/dt = 100 A/μs,		16		
Discharge Time	tb	I <sub>S</sub> = 3	80 A	14		
Reverse Recovery Time	$Q_{RR}$			20		nC

#### **PACKAGE PARASITIC VALUES**

Source Inductance (Note 7)	L <sub>S</sub>		2.99		nΗ
Drain Inductance, DPAK	L <sub>D</sub>		0.0164		
Drain Inductance, IPAK (Note 7)	L <sub>D</sub>	$T_A = 25^{\circ}C$	1.88		
Gate Inductance (Note 7)	L <sub>G</sub>		4.9		
Gate Resistance	R <sub>G</sub>		1.0	2.0	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.


- 6. Switching characteristics are independent of operating junction temperatures.
- 7. Assume terminal length of 110 mils.


#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD4909NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4909N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4909N-35G	IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### TYPICAL CHARACTERISTICS





V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs.

### **TYPICAL CHARACTERISTICS**




Figure 13. FET Thermal Response






Figure 14. GFS vs. ID



**IPAK** CASE 369D **ISSUE C** 

**DATE 15 DEC 2010** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **GENERIC MARKING DIAGRAMS**

Integrated

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. GATE 2. DRAII 3. SOUF 4. DRAII
STYLE 5:	STYLE 6:
PIN 1. GATE	PIN 1. MT1
2. ANODE	2. MT2
3. CATHODE	3. GATE

ANODE

STYLE 2:	
PIN 1. GATE	
<ol><li>DRAIN</li></ol>	
<ol><li>SOURC</li></ol>	E
<ol><li>DRAIN</li></ol>	

MT2

STYLE 3: PIN 1. ANODE 2. CATHODE ANODE 3


CATHODE

STYLE 7: PIN 1. GATE 2. COLLECTOR EMITTER

COLLECTOR

STYLE 4: PIN 1. CATHODE ANODE
 GATE

4. ANODE



xxxxxxxxx = Device Code = Assembly Location IL = Wafer Lot Υ = Year WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	IPAK (DPAK INSERTION M	IPAK (DPAK INSERTION MOUNT)		

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




# **DPAK (SINGLE GUAGE)** CASE 369AA **ISSUE B** SCALE 1:1 C

**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



#### STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR


STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE CATHODE STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE

STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE


STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER COLLECTOR

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.







#### 3.5 MM IPAK, STRAIGHT LEAD


CASE 369AD **ISSUE B** 

**DATE 18 APR 2013** 









3. GATE

4.

ANODE

- NOTES:
  1.. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.19	2.38	
A1	0.46	0.60	
A2	0.87	1.10	
b	0.69	0.89	
b1	0.77	1.10	
D	5.97	6.22	
D2	4.80		
E	6.35	6.73	
E2	4.57	5.45	
E3	4.45	5.46	
е	2.28 BSC		
L	3.40	3.60	
L1		2.10	
L2	0.89	1.27	

#### **GENERIC MARKING DIAGRAMS\***

**Discrete** 



STYL	Ε	1	:	
PIN	1			R/

4.

PIN 1. GATE

STYLE 5:

ASE 2. COLLECTOR 3. **EMITTER** 

ANODE
 CATHODE

ANODE

COLLECTOR

# STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1

MT2
 GATE

4. MT2

2. DRAIN 3. SOURCE 4. DRAIN


# STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE


CATHODE 4.

STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER

COLLECTOR







XXXXXX = Device Code

Α = Assembly Location

L = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23319D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	3.5 MM IPAK, STRAIGHT LEAD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales