

High Speed Dual-Channel, Ceramic Digital Isolator

Product Preview

NCID9200

Description

The NCID9200 is a galvanically isolated high–speed dual–channel digital isolator. This device supports isolated communications thereby allowing digital signals to communicate between systems without conducting ground loops or hazardous voltages.

It utilizes **onsemi**'s patented galvanic off-chip capacitor isolation technology and optimized IC design to achieve high insulation and high noise immunity, characterized by high common mode rejection and power supply rejection specifications. The thick ceramic substrate yields capacitors with ~25 times the thickness of thin film on-chip capacitors and coreless transformers. The result is a combination of the electrical performance benefits that digital isolators offer with the safety reliability of a >0.5 mm insulator barrier similar to what has historically been offered by optocouplers.

The device is housed in a 16-pin wide body small outline package.

Features

- Off-Chip Capacitive Isolation to Achieve Reliable High Voltage Insulation
 - ♦ DTI (Distance Through Insulation): $\ge 0.5 \text{ mm}$
 - ♦ Maximum Working Insulation Voltage: 2000 V_{peak}
- 100 kV/µs Minimum Common Mode Rejection
- 8 mm Creepage and Clearance Distance to Achieve Reliable High Voltage Insulation
- Specifications Guaranteed Over 2.5 V to 5.5 V Supply Voltage and -40°C to 125°C Extended Temperature Range
- Over Temperature Detection
- NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable (Pending)
- Safety and Regulatory Approvals
 - ◆ UL1577, 5000 VRMS for 1 Minute
 - ◆ DIN EN/IEC 60747-17 (Pending)

Typical Applications


- Isolated PWM Control
- Industrial Fieldbus Communications
- Microprocessor System Interface (SPI, I²C, etc.)
- Programmable Logic Control
- Isolated Data Acquisition System
- Voltage Level Translator

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.



SOIC16 W CASE 751EN

MARKING DIAGRAM



A = Assembly Location
WL = Wafer Lot / Assembly Lot

Y = Year WW = Work Week

9200 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

PIN CONFIGURATION




Figure 1. Pin and Channel Configuration

BLOCK DIAGRAM




Figure 2. Functional Block Diagram

PIN DEFINITIONS

Pin No.	Name	Description
1	GND1	Ground, Primary Side
2	NC	No Connect
3	V_{DD1}	Power Supply, Primary Side
4	V_{INA}	Input, Channel A
5	V_{INB}	Input, Channel B
6	NC	No Connect
7	GND1	Ground, Primary Side

8	NC	No Connect
9	GND2	Ground, Secondary Side
10	NC	No Connect
11	NC	No Connect
12	V _{OB}	Output, Channel B
13	V _{OA}	Output, Channel A
14	V_{DD2}	Power Supply, Secondary Side
15	NC	No Connect
16	GND2	Ground, Secondary Side

SPECIFICATIONS

TRUTH TABLE (Note 1)

V _{INX}	V _{DDI}	V _{DDO}	V _{ox}	Comment
Н	Power Up	Power Up	Н	Normal Operation
L	Power Up	Power Up	L	Normal Operation
NC	Power Up	Power Up	L	Default Low
Х	Power Down	Power Up	L	Default low; V_{OX} return to normal operation when V_{DDI} change to Power Up
Х	Power Up	Power Down	Undetermined (Note 2)	$V_{\mbox{\scriptsize OX}}$ return to normal operation when $V_{\mbox{\scriptsize DDO}}$ change to Power Up

V_{INX} = Input signal of a given channel (A or B). V_{OX} = Output signal of a given channel (A or B). V_{DDI} = Input-side V_{DD}. V_{DDO} = Output-side V_{DD}. X = Irrelevant. H = High level. L = Low level. NC = No Connection.
 The outputs are in undetermined state when V_{DDO} < V_{UVLO}.

SAFETY AND INSULATION RATINGS

As per DIN EN/IEC 60747–17 (pending), this digital isolator is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings must be ensured by means of protective circuits.

Symbol	Parameter		Min	Тур	Max	Unit
	Installation Classifications per DIN VDE 0110/1.89	< 150 V _{RMS}	=	I–IV	=	
	Table 1 Rated Mains Voltage	< 300 V _{RMS}	=	I–IV	=	
		< 450 V _{RMS}	=	I–IV	=	
		< 600 V _{RMS}	-	I–IV	-	
		< 1000 V _{RMS}	1	I–III	1	
	Climatic Classification		1	40/125/21	1	
	Pollution Degree (DIN VDE 0110/1.89)		ı	2	ı	
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303	600	-	ı		
V _{PR}	Input-to-Output Test Voltage, Method b, $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with t_m = 1 s, Partial Discharge < 5 pC		3750	-	-	V _{peak}
	Input-to-Output Test Voltage, Method a, $V_{IORM} \times 1.6$ and Sample Test with $t_m = 10$ s, Partial Discharge < 6		3200	-	- - - - -	V _{peak}
V _{IORM}	Maximum Working Insulation Voltage		2000	-	-	V _{peak}
V _{IOTM}	Highest Allowable Over Voltage		8000	-	=	V _{peak}
E _{CR}	External Creepage		8.0	-	=	mm
E _{CL}	External Clearance		8.0	-	-	mm
DTI	Insulation Thickness		0.50	-	-	mm
T _{Case}	Safety Limit Values – Maximum Values in Failure; Case Temperature		150	-	-	°C
P _{S,INPUT}	Safety Limit Values – Maximum Values in Failure; Inp	out Power	350	-	-	mW
P _{S,OUTPUT}	Safety Limit Values – Maximum Values in Failure; Ou	tput Power	350	-	-	mW
R _{IO}	Insulation Resistance at TS, V _{IO} = 500 V	_	10 ⁹	-	-	Ω

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-55 to +150	°C
T _{OPR}	Operating Temperature	-40 to +125	°C
TJ	Junction Temperature	-40 to +150	°C
T _{SOL}	Lead Solder Temperature (Refer to Reflow Temperature Profile)	260 for 10 s	°C
V_{DD}	Supply Voltage (V _{DDx})	-0.5 to 6	V
V	Voltage (V _{INx} , V _{Ox})	-0.5 to 6	V
I _O	Average Output Current	10	mA
PD	Power Dissipation	210	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING RANGES

Symbol	Parameter	Min	Max	Unit
T _A	Ambient Operating Temperature	-40	+125	°C
V _{DD1} V _{DD2}	Supply Voltage (Notes 3, 4)	2.5	5.5	V
V _{INH}	High Level Input Voltage	0.7 × V _{DDI}	V_{DDI}	V
V _{INL}	Low Level Input Voltage	0	0.1 × V _{DDI}	V
$V_{\text{UVLO}+}$	Supply Voltage UVLO Rising Threshold	2.2	-	V
V _{UVLO} -	Supply Voltage UVLO Falling Threshold	2.0	-	V
UVLO _{HYS}	Supply Voltage UVLO Hysteresis	0.1	_	V
I _{OH}	High Level Output Current	-2	_	mA
I _{OL}	Low Level Output Current	-	2	mA
DR	Signaling Rate	0	20	Mbps

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 3. During power up or down, ensure that both the input and output supply voltages reach the proper recommended operating voltages to avoid any momentary instability at the output state.
- 4. For reliable operation at recommended operating conditions, V_{DD} supply pins require at least a pair of external bypass capacitors, placed within 2 mm from V_{DD} pins 3 and 14 and GND pins 1 and 16. Recommended values are 0.1 μF and 1 μF.

ISOLATION CHARACTERISTICS

Apply over all recommended conditions. All typical values are measured at T_A = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ISO}	Input–Output Isolation Voltage	T_A = 25°C, Relative Humidity < 50%, t = 1.0 minute, $I_{I-O} \le 10 \mu A$, 50 Hz (Notes 5, 6, 7)	5000	_	-	V _{RMS}
R _{ISO}	Isolation Resistance	V _{I-O} = 500 V (Note 5)	-	10 ¹¹	-	
C _{ISO}	Isolation Capacitance	V _{I-O} = 0 V, Frequency = 1.0 MHz (Note 5)	_	1	_	pF

- 5. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.
- 6. 5,000 $V_{\mbox{\scriptsize RMS}}$ for 1–minute duration is equivalent to 6,000 $V_{\mbox{\scriptsize RMS}}$ for 1–second duration.
- 7. The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN EN/IEC 60747-17 Safety and Insulation Ratings Table on page 3.

ELECTROSTATIC DISCHARGE RATINGS

Symbol	Parameter	Conditions	Rating	Unit
HBM	Human Body Model	JS-001-2017; AEC-Q100-002-Rev E (Note 9)	±3000	V
CDM	Charged Device Model	JS-002-2018; AEC-Q100-011-Rev D (Note 10)	±1250	1
ESDI	Contact Discharge	IEC 61000-4-2 Insulation Barrier Withstand Test (Note 8)	±8000	1
	Air Discharge]	±15000	1

- 8. Device is considered a two-terminal device; pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.
- 9. ESD Human Body Model for NCID9200 tested per JEDEC JS-001-2017 standard; NCIV9200 tested per AEC-Q100-002-Rev E standard.
- 10.ESD Charged Dévice Model for NCID9200 tested per JEDEC JS-002-2018 standard; NCIV9200 tested per AEC-Q100-011-Rev D standard.

ELECTRICAL CHARACTERISTICS

Apply over all recommended conditions, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{DD1} = V_{DD2} = 2.5$ V to 5.5 V, unless otherwise specified. All typical values are measured at $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Figure
V _{OH}	High Level Output Voltage	$V_{DD} = 5 \text{ V}, I_{OH} = -4 \text{ mA}$	V _{DDO} - 0.4	V _{DDO} – 0.1	-	V	7
		$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$					
		V _{DD} = 2.5 V, I _{OH} = −1 mA					
V _{OL}	Low Level Output Voltage	V _{DD} = 5 V, I _{OL} = 4 mA	-	0.1	0.4	V	8
		V _{DD} = 3.3 V, I _{OL} = 2 mA]				
		V _{DD} = 2.5 V, I _{OL} = 1 mA]				
V _{INT+}	Rising Input Voltage Threshold		-	-	$0.7 \times V_{DDI}$	V	
V _{INT-}	Falling Input Voltage Threshold		0.1 × V _{DDI}	-	-	V	
V _{INT(HYS)}	Input Threshold Voltage Hysteresis		0.1 × V _{DDI}	0.2 × V _{DDI}	-	V	
I _{INH}	High Level Input Current	$V_{IH} = V_{DDI}$	-	-	1	μΑ	
I _{INL}	Low Level Input Current	V _{IL} = 0 V	-1	-	_	μΑ	
CMTI	Common Mode Transient Immunity	V _I = V _{DDI} or 0 V, V _{CM} = 1500 V	100	150	-	kV/μs	10
C _{IN}	Input Capacitance	$V_{IN} = V_{DDI}/2 + 0.4 \times \sin(2\pi ft),$ f = 1 MHz, $V_{DD} = 5 V$	-	2	-	pF	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SUPPLY CURRENT CHARACTERISTICS

Apply over all recommended conditions, $T_A = -40^{\circ}C$ to $+125^{\circ}C$ unless otherwise specified. All typical values are measured at $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Figure					
I _{DD1}	DC Supply	V _{DD} = 5 V, EN = 0/5 V,	-	8.3	11.1	mA						
I _{DD2}	Current	$V_{IN} = 0/5 V$		9.2	12.1							
I _{DD1}		V _{DD} = 3.3 V, EN = 0/3.3 V,		8.2	10.8							
I _{DD2}		$V_{IN} = 0/3.3 \text{ V}$		9.1	11.8							
I _{DD1}		$V_{DD} = 2.5 \text{ V}, \text{EN} = 0/2.5 \text{ V},$		8.1	10.6							
I _{DD2}		$V_{IN} = 0/2.5 \text{ V}$		9.0	11.6							
I _{DD1}	AC Supply Current 1 Mbps	$V_{DD} = 5 \text{ V}, \text{ EN} = 5 \text{ V}, \text{ C}_{L} = 15 \text{ pF},$	_	8.3	11.1	mA	3, 4					
I _{DD2}		V _{IN} = 5 V Square Wave		8.2 10.	12.1							
I _{DD1}		V _{DD} = 3.3 V, EN = 3.3 V, C _L = 15 pF,			10.8							
I _{DD2}		V _{IN} = 3.3 V Square Wave			11.8							
I _{DD1}		$V_{DD} = 2.5 \text{ V}, \text{ EN} = 2.5 \text{ V}, \text{ C}_{L} = 15 \text{ pF},$		8.1	10.6							
I _{DD2}		V _{IN} = 2.5 V Square Wave		9.1	11.6							
I _{DD1}	AC Supply	$V_{DD} = 5 \text{ V, EN} = 5 \text{ V, C}_{L} = 15 \text{ pF,}$	=	8.3	12.4	mA	1					
I _{DD2}	Current 10 Mbps	V _{IN} = 5 V Square Wave		11.9	13.3							
I _{DD1}		V _{DD} = 3.3 V, EN = 3.3 V, C _L = 15 pF,	-						8.2	11.4	1	
I _{DD2}	1	V _{IN} = 3.3 V Square Wave		10.5	12.5							
I _{DD1}	7	$V_{DD} = 2.5 \text{ V}, \text{ EN} = 2.5 \text{ V}, \text{ C}_{L} = 15 \text{ pF},$		8.1	11.1							
I _{DD2}	<u> </u>	V _{IN} = 2.5 V Square Wave		10.1	12.1							

SUPPLY CURRENT CHARACTERISTICS (continued) Apply over all recommended conditions, $T_A = -40$ °C to +125 °C unless otherwise specified. All typical values are measured at $T_A = 25$ °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Figure
I _{DD1}	AC Supply	Supply ent 20 Mbps $ \begin{array}{ll} V_{DD} = 5 \text{ V, EN} = 5 \text{ V, C}_L = 15 \text{ pF,} \\ V_{IN} = 5 \text{ V Square Wave} \\ \\ V_{DD} = 3.3 \text{ V, EN} = 3.3 \text{ V, C}_L = 15 \text{ pF,} \\ V_{IN} = 3.3 \text{ V Square Wave} \\ \end{array} $	-	8.3	13.6	mA	3, 4
I _{DD2}	Gurrent 20 Mbps			14.2	15.2		
I _{DD1}				8.2	12.2		
I _{DD2}		V _{IN} = 3.3 v Square vvave		11.9	13.2		
I _{DD1}	$V_{DD} = 2.5 \text{ V}, \text{ EN} = 2.5 \text{ V}, \text{ C}_{L} = 15 \text{ pF},$			8.1	11.6		
I _{DD2}		V _{IN} = 2.5 V Square Wave		11.1	12.7		

SWITCHING CHARACTERISTICS

Apply over all recommended conditions, $T_A = -40^{\circ}C$ to $+125^{\circ}C$ unless otherwise specified. All typical values are measured at $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Figure
t _{PHL}	Propagation Delay to Logic Low	V _{DD} = 5 V, V _{IN} Square Wave, C _L = 15 pF	-	95	140	ns	6, 9
	Output (Note 11)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$					
		V_{DD} = 2.5 V, V_{IN} Square Wave, C_L = 15 pF					
t _{PLH}	Propagation Delay to Logic	$V_{DD} = 5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	-	96	140	ns	
	High Output (Note 12)	V_{DD} = 3.3 V, V_{IN} Square Wave, C_L = 15 pF					
		V_{DD} = 2.5 V, V_{IN} Square Wave, C_L = 15 pF					
PWD	Pulse Width Distortion	$V_{DD} = 5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	-	19	60	ns	
	t _{PHL} – t _{PLH} (Note 13)	V_{DD} = 3.3 V, V_{IN} Square Wave, C_L = 15 pF					
		V_{DD} = 2.5 V, V_{IN} Square Wave, C_L = 15 pF					
t _{PSK(PP)}	Propagation Delay Skew (Part	$V_{DD} = 5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	-60	-	60	ns	
	to Part) (Note 14)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$					
		$V_{DD} = 2.5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$					
t _R	Output Rise Time (10% to 90%)	$V_{DD} = 5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	-	2.7	_	ns	
		$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$					
		$V_{DD} = 2.5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$					
t _F	Output Fall Time (90% to 10%)	V _{DD} = 5 V, V _{IN} Square Wave, C _L = 15 pF	-	2.3	-	ns	
		V_{DD} = 3.3 V, V_{IN} Square Wave, C_L = 15 pF					
		V_{DD} = 2.5 V, V_{IN} Square Wave, C_L = 15 pF					

^{11.} Propagation delay t_{PHL} is measured from the 50% level of the falling edge of the input pulse to the 50% level of the falling edge of the V_O signal.

^{12.} Propagation delay to the rising edge of the input pulse to the 50% level of the rising edge of the input pulse to the 50% level of the rising edge of the VO signal.

^{13.} PWD is defined as | t_{PHL} - t_{PLH} | for any given device.

14. Part-to-part propagation delay skew is the difference between the measured propagation delay times of a specified channel of any two parts at identical operating conditions and equal load.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Supply Current vs. Data Rate (No Load)




Figure 5. Supply Voltage UVLO Threshold vs.

Ambient Temperature




Figure 7. High Level Output Voltage vs. Current




Figure 4. Supply Current vs. Data Rate (Load = 15 pF)




Figure 6. Propagation Delay vs. Ambient Temperature




Figure 8. Low Level Output Voltage vs. Current

TEST CIRCUITS




Figure 9. V_{IN} to V_{O} Propagation Delay Test Circuit and Waveform




Figure 10. Common Mode Transient Immunity Test Circuit

APPLICATION INFORMATION

Theory of Operation

NCID9200 is a dual-channel digital isolator. The chip to chip galvanic isolation are provided by a pair of off-chip capacitors. Digital circuits are used for processing signals through the 0.5 mm thick isolation barrier.

Pins are trimmed internally as input or output at IO Switch. Each direction of communication between two isolated circuits are achieved by implementing a pair of Serializer/Deserializer and Manchester Encoder/Decoder functional blocks as shown in Figure 11. The Serializer circuit converts the parallel data from the IO Switch into a serial (one bit) stream and the Manchester Encoder converts this data stream into coded data making it more robust, efficient and accurate for transmission. After encoding, all inputs signals are coded as $V_{\rm I}T_{\rm X}$ and transmitted across the isolation barrier via Transceiver.

The off-chip ceramic capacitors that serve both as the isolation barrier and as the medium of transmission for signal switching using On-Off keying (OOK) technique, are

illustrated in the transceiver block diagram in Figure 12 and Figure 13. At the transmitter side, the $V_I T_X$ input logic state is modulated with a high frequency carrier signal. The resulting signal is amplified and transmitted to the isolation barrier. The receiver side detects the barrier signal and demodulates it using an envelope detection technique and output $V_O R_X$.

The output signal of the transceiver V_0R_X will go to the Manchester Decoder. This decoder is used along with the receiver to recover the original data from the coded form and the Deserializer converts the serial stream back to the original, parallel data and redistributed back to the corresponding output pins. Both the Serializer/Deserializer and Manchester Encoder/Decoder are functional blocks on the transmitting and receiving chips.

 V_{OX} is at default state LOW when the power supply at the transmitter side is turned off or the input V_{INX} is disconnected.




Figure 11. Operational Block Diagram of Multi-Channels




Figure 12. Block Diagram of Transceiver




Figure 13. On-Off Keying Modulation Signals

Layout Recommendation

Layout of the digital circuits relies on good suppression of unwanted noise and electromagnetic interference. It is recommended to use 4–layer FR4 PCB, with ground plane below the components, power plane below the ground plane, signal lines and power fill on top, and signal lines and ground fill at the bottom as shown in Figure 14. The alternating polarities of the layers creates interplane capacitances that aids the bypass capacitors required for reliable operation at digital switching rates.


In the layout with digital isolators, it is required that the isolated circuits have separate ground and power planes. The section below the device should be clear with no power, ground or signal traces. Maintain a gap equal to or greater than the specified minimum creepage clearance of the device package.

It is highly advised to connect at least a pair of low ESR supply bypass capacitors, placed within 2 mm from the

power supply pins 3 and 14 and ground pins 1 and 16 as shown in Figure 15. Recommended values are 1 μF and 0.1 μF , respectively. Place them between the V_{DD} pins of the device and the via to the power planes, with the higher frequency, lower value capacitor closer to the device pins. Directly connect the device ground pins 1 and 16 by via to their corresponding ground planes.

Over Temperature Detection

NCID9200 has built-in Over Temperature Detection (OTD) feature that protects the IC from thermal damage. The output pins will automatically switch to default state when the ambient temperature exceeds the maximum junction temperature at threshold of approximately 160°C. The device will return to normal operation when the temperature decreases approximately 20°C below the OTD threshold.






Figure 14. 4-Layer PCB for Digital Isolator

Figure 15. Placement of Bypass Capacitors


ORDERING INFORMATION

Part Number	Grade	Package	Shipping†	
NCID9200	Industrial	SOIC16 W	50 Units / Tube	
NCID9200R2	Industrial	SOIC16 W	750 / Tape & Reel	
NCIV9200* (pending)	Automotive	SOIC16 W	50 Units / Tube	
NCIV9200R2* (pending)	Automotive	SOIC16 W	750 / Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.





DOCUMENT NUMBER:	98AON13751G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC16 W		PAGE 1 OF 1	

= Year

= Work Week

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

XXXXXXXXX

XXXXXXXXX

or may not be present. Some products may

not follow the Generic Marking.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales