Synchronous Rectification DC/DC Converter Programmable Integrated **Controller**

The MC33470 is a digitally programmable switching voltage regulator, specifically designed for Microprocessor supply, Voltage Regulator Module and general purpose applications, to provide a high power regulated output voltage using a minimum of external parts. A 5−bit digital−to−analog converter defines the dc output voltage.

This product has three additional features. The first is a pair of high speed comparators which monitor the output voltage and expedite the circuit response to load current changes. The second feature is a soft−start circuit which establishes a controlled response when input power is applied and when recovering from external circuit fault conditions. The third feature is two output drivers which provide synchronous rectification for optimum efficiency.

This product is ideally suited for computer, consumer, and industrial equipment where accuracy, efficiency and optimum regulation performance is desirable.

Features

- 5−Bit Digital−to−Analog Converter Allows Digital Control of Output Voltage
- High Speed Response to Transient Load Conditions
- Output Enable Pin Provides On/Off Control
- Programmable Soft−Start Control
- High Current Output Drives for Synchronous Rectification
- Internally Trimmed Reference with Low Temperature Coefficient
- Programmable Overcurrent Protection
- Overvoltage Fault Indication
- Functionally Similar to the LTC1553
- Pb−Free Packages are Available*

ON Semiconductor®

http://onsemi.com

SOIC−20WB DW SUFFIX CASE 751D

MARKING DIAGRAM

A = Assembly Location $WL = Water Lot$

 $YY = Year$

WW = Work Week

G = Pb−Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [13 of this data sheet.](#page-12-0)

Figure 1. Simplified Block Diagram

Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. ESD data available upon request

2. Maximum package power dissipation limits must be observed.

3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ

4. VID1, VID3, VID4 = logic 0, and VID0, VID2 = logic 1.

5. V_{sense} is provided from a low impedance voltage source or shorted to the output voltage.

6. Under a typical soft current limit, the net soft–start discharge current will be 90 μA (I_{SSIL}) – 10 μA (I_{chg}) = 80 μA. The soft–start sink to source current ratio is designed to be 9:1.

ÁÁLA 1999-ben 1

Á A 1990-ben a strong a strong and the strong strong and the strong strong strong strong strong strong strong

ÁÁLA 1999-ben 1999-b

Á A 1990-ben a strong strong a strong strong and the strong strong strong strong strong strong strong strong s

Á A 1980-ben a szerepelt a között a kö

7. Sense (Pin 6) = 5.0 V, Comp (Pin 10) open, VID4, VID2, VID1, VID0 = 1.0, VID3 = 0.

ELECTRICAL CHARACTERISTICS $(V_{CC} = 5.0 V, P_{V_{CC}}$, = 12 V for typical values T_A = Low to High [Notes 8, 9, 10], $P_{\rm V_{CC}}$

8. Maximum package power dissipation limits must be observed.

9. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

10.VID1, VID3, VID4 = logic 0, and VID0, VID2 = logic 1.

11. OUTEN is internally pulled low if VID0, 1, 2, 3, and 4 are floating.

12.Due to internal pullup resistors, there will be an additional 0.5 mA per pin if any of the VID0, 1, 2, 3, or 4 pins are pulled low.

Figure 7. Feedback Loop Gain and Phase versus Frequency

Transient Response

versus Temperature

versus Temperature

Figure 14. MC33470 Application Circuit

Figure 15. Timing Diagram

The MC33470 is a monolithic, fixed frequency power switching regulator specifically designed for dc−to−dc converter applications which provide a precise supply voltage for state of the art processors. The MC33470 operates as fixed frequency, voltage mode regulator containing all the active functions required to directly implement digitally programmable step−down synchronous rectification with a minimum number of external components.

Oscillator

The oscillator frequency is internally programmed to 300 kHz. The charge to discharge ratio is controlled to yield a 95% maximum duty cycle at the switch outputs. During the fall time of the internal sawtooth waveform, the oscillator generates an internal blanking pulse that disables the G1 output switching MOSFET. The internal sawtooth waveform has a nominal peak voltage of 2.5 V and a valley voltage of 1.5 V.

Pulse Width Modulator

The pulse width modulator consists of a comparator with the oscillator ramp voltage applied to the noninverting input, while the error amplifier output is applied to the inverting input. Output switch conduction is initiated when the ramp waveform is discharged to the valley voltage. As the ramp voltage increases to a voltage that exceeds the error amplifier output, the latch resets, terminating output G1 MOSFET conduction, and turning on output G2 MOSFET, for the duration of the oscillator ramp. This PWM/latch combination prevents multiple output pulses during a given oscillator cycle.

The sense voltage input at Pin 6 is applied to the noninverting inputs of a pair of high speed comparators. The high speed comparators' inverting inputs are tied $0.96 \times V_{ref}$ and 1.04 x V_{ref}, respectively, to provide an optimum response to load changes. When load transients which cause the output voltage to fall outside a \pm 4% regulation window occur, the high speed comparators override the PWM comparator to force a zero or maximum duty cycle operating condition until the output voltage is once again within the linear window.

When voltages are initially provided to the supply pins, V_{CC} and $P_{V_{CC}}$, undervoltage lockout circuits monitor each of the supply voltage levels. Both G1 and G2 output pins are held low until the V_{CC} pin voltage exceeds 4.0 V and the $P_{V_{CC}}$ pin voltage exceeds 9.0 V.

Error Amplifier and Voltage Reference

The error amplifier is a transconductance type amplifier, having a nominal transconductance of 800 µmho. The transconductance has a negative temperature coefficient. Typical transconductance is 868 µmho at 0° C and 620 µmho at 125°C junction temperature. The amplifier has a cascode output stage which provides a typical 3.0 Mega−Ohms of impedance. The typical error amplifier dc voltage gain is 67 dB.

External loop compensation is required for converter stability. Compensation components may be connected from the compensation pin to ground. The error amplifier input is tied to the sense pin which also has an internal 20 µA current source to ground. The current source is intended to provide a 24 mV offset when an external 1.2 k resistor is placed between the output voltage and the sense pin. The 24 mV offset voltage is intended to allow a greater dynamic load regulation range within a given specified tolerance for the output voltage. The offset may be increased by increasing the resistor value. The offset can be eliminated by connecting the sense pin directly to the regulated output voltage.

The voltage reference consists of an internal, low temperature coefficient, reference circuit with an added offset voltage. The offset voltage level is the output of the digital−to−analog converter. Control bits VID0 through VID4 control the amount of offset voltage which sets the value of the voltage reference, as shown in Table [1.](#page-11-0) The VID0−4 input bits each have internal 10 k pullup resistances. Therefore, the reference voltage, and the output voltage, may be programmed by connecting the VID pins to ground for logic "0" or by an open for a logic "1". Typically, a logic "1" will be recognized by a voltage > 0.67 x V_{CC}. A logic "0" is a voltage $<$ V_{CC}/3.

MOSFET Switch Outputs

The output MOSFETs are designed to switch a maximum of 18 V, with a peak drain current of 2.0 A. Both G1 and G2 output drives are designed to switch N−channel MOSFETs. Output drive controls to G1 and G2 are phased to prevent cross conduction of the internal IC output stages. Output dead time is typically 100 nanoseconds between G1 and G2 in order to minimize cross conduction of the external switching MOSFETs.

Current Limit and Soft−Start Controls

The soft−start circuit is used both for initial power application and during current limit operation. A single external capacitor and an internal 10 µA current source control the rate of voltage increase at the error amplifier output, establishing the circuit turn on time. The G1 output will increase from zero duty cycle as the voltage across the soft−start capacitor increases beyond about 0.5 V. When the soft−start capacitor voltage has reached about 1.5 V, normal duty cycle operation of G1 will be allowed.

An overcurrent condition is detected by the current limit amplifier. The current limit amplifier is activated whenever the G1 output is high. The current limit amplifier compares the voltage drop across the external MOSFET driven by G1, as measured at the I_{FB} pin, with the voltage at the I_{max} pin. Because the I_{max} pin draws 190 μ A of input current, the overcurrent threshold is programmed by an external resistor. Referring to Figure [14](#page-6-0), the current limit resistor value can be determined from the following equation:

$$
R1 = \frac{[(I_{L(max)})(R_{DS(on)})]}{(I_{max})}
$$

where:

$$
I_{L(max)} = \frac{I_O + I_{ripple}}{2}
$$

I_O = Maximum load current I_{ripple} = Inductor peak to peak ripple current

OUTEN Input and OT Output Pins

On and off control of the MC33470 may be implemented with the OUTEN pin. A logic "1" applied the OUTEN pin, where a logic "1" is above 2.0 V, will allow normal operation of the MC33470. The OUTEN pin also has multiple thresholds to provide over temperature protection. An negative temperature coefficient thermistor can be connected to the OUTEN pin, as shown in Figure 16. Together with R_S , a voltage divider is formed. The divider voltage will decrease as the thermistor temperature increases. Therefore, the thermistor should be mounted to the hottest part on the circuit board. When the OUTEN voltage drops below 2.0 V typically, the MC33470 OT pin open collector output will switch from a logic "1" to a logic "0", providing a warning to the system. If the OUTEN voltage drops below 1.7 V, both G1 and G2 output driver pins are latched to a logic "0" state.

Figure 16. OUTEN/OT Overtemperature Function

APPLICATIONS INFORMATION

Design Example

Given the following requirements, design a switching dc−to−dc converter:

$$
V_{CC} = 5.0 V
$$

\n
$$
V_{CCP} = 12 V
$$

\n
$$
V_{ID4-O bits} = 10111 - Output Voltage = 2.8 V
$$

\n
$$
Output current = 0.3 A to 14 A
$$

Efficiency > 80% at full load

Output ripple voltage $\approx 1\%$ of output voltage

1. Choose power MOSFETs.

In order to meet the efficiency requirement, MOSFETs should be chosen which have a low value of $R_{DS(0n)}$. However, the threshold voltage rating of the MOSFET must also be greater than 1.5 V, to prevent turn on of the synchronous rectifier MOSFETs due to dv/dt coupling through the Miller capacitance of the MOSFET drain−to−source junction. Figure 17 shows the gate voltage transient due to this effect.

In this design, choose two parallel MMSF3300 MOSFETs for both the main switch and the synchronous rectifier to maximize efficiency.

2. D \approx V_O/V_{in} = 2.8/5.0 = 0.56

3. Inductor selection

In order to maintain continuous mode operation at 10% of full load current, the minimum value of the inductor will be:

 $L_{min} = (V_{in} - V_O)(DTs)/(2I_O_{min})$

 $= (5 - 2.8)(0.56 \times 3.3 \text{ }\mu\text{s})/(2 \times 1.4 \text{ A}) = 1.45 \text{ }\mu\text{H}$

Coilcraft's U6904, or an equivalent, provides a surface mount 1.5 µH choke which is rated for for full load current.

4. Output capacitor selection

 $V_{\text{ripole}} \approx \Delta I_L$ x ESR, where ESR is the equivalent series resistance of the output capacitance. Therefore:

 $ESR_{max} = V_{ripple} / \Delta I_L = 0.01 \times 2.8 \text{ V} / 1.4 \text{ A} = 0.02 \Omega$ maximum

The AVX TPS series of tantalum chip capacitors may be chosen. Or OSCON capacitors may be used if leaded parts are acceptable. In this case, the output capacitance consists of two parallel 820 µF, 4.0 V capacitors. Each capacitor has a maximum specified ESR of 0.012 Ω .

5. Input Filter

As with all buck converters, input current is drawn in pulses. In this case, the current pulses may be 14 A peak. If a 1.5μ H choke is used, two parallel OSCON 150 µF, 16 V capacitors will provide a filter cutoff frequency of 7.5 kHz.

6. Feedback Loop Compensation

The corner frequency of the output filter with $L = 1.5 \mu H$ and $C_0 = 1640 \mu F$ is 3.2 kHz. In addition, the ESR of each output capacitor creates a zero at:

 $f_z = 1/(2\pi \text{ C ESR}) = 1/(2\pi \text{ x } 820 \text{ }\mu\text{F} \text{ x } 0.012) = 16.2 \text{ kHz}$

The dc gain of the PWM is: Gain = $V_{in}/V_{pp} = 5/1 = 5.0$. Where V_{pp} is the peak–to–peak sawtooth voltage across the internal timing capacitor. In order to make the feedback loop as responsive as possible to load changes, choose the unity gain frequency to be 10% of the switching frequency, or 30 kHz. Plotting the PWM gain over frequency, at a frequency of 30 kHz the gain is about -16.5 dB = 0.15. Therefore, to have a 30 kHz unity gain loop, the error amplifier gain at 30 kHz should be $1/0.15 = 6.7$. Choose a design phase margin for the loop of 60°. Also, choose the error amp type to be an integrator for best dc regulation performance. The phase boost needed by the error amplifier is then 60° for the desired phase margin. Then, the following calculations can be made:

 $k = \tan \left[\text{Boost}/2 + 45^{\circ}\right] = \tan \left[\frac{60}{2} + 45\right] = 3.73$ Error Amp zero freq = $f_c/K = 30$ kHz/3.73 = 8.0 kHz

Error Amp pole freq = K_{fc} = 3.73 x 30 kHz = 112 kHz

 $R2 = Error Amp Gain/G_m = 6.7/800 \mu = 8.375 k - use an$ 8.2 k standard value

$$
C16 = 1/(2\pi R2 f_z) = 1/(2\pi x 8.2 k x 8.0 kHz)
$$

= 2426 pF – use 2200 pF

$$
C17 = 1/(2\pi R2 f_p) = 1/(2\pi x 8.2 k x 112 kHz)
$$

= 173 pF – use 100 pF

The complete design is shown in Figure [14](#page-6-0). The PC board top and bottom views are shown in Figures [18](#page-13-0) and [19.](#page-13-0)

Figure 17. Voltage Coupling Through Miller Capacitance

PIN FUNCTION DESCRIPTION

Table 2. Connector Pin Function

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Figure 18. PC Board Top View

Figure 19. PC Board Bottom View

sem

DOCUMENT NUMBER: 98ASB42343B DESCRIPTION: Electronic versions are uncontrolled except when accessed directly from the Document Repository.
Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **SOIC−20 WB PAGE 1 OF 1 onsemi** and are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales