April 2018



ON Semiconductor[®]

FSL156MRIN Green-Mode Power Switch (FPS™)

Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdon (TSD) with Hysteresis, Output-Short Protectio (OSP), and Under-Voltage Lockout (U Hysteresis, Line Over Voltage Continuity of Content
- Low Operating Current (0.4rr) in Bui Mc 3
- Internal Startup Circ
- Internal High-Volta Sense ET: 650V
- Built-in Sc -Start 15.
- Auto-, star wode
- . oplic 'io s
- Supply for Home Appliances, LCD Monitors, S. Bs, and DVD Players

Description The FSL156MRIN is

n int grated Pulse Width Modulation (. VM) c. trol. d SeriseFET specifically designed for fline vitched Mode Power Supplies (SMPS) w. m. mai sternal components. The PWM Nudes an incgrated fixed-frequency Over Voltage Protection (LOVP), Undercon. cill⊾ `r, ⊾.. V. nge ockout (UVLO), Leading Lage Blanking (LEB), optilized gate driver, internet out-start, lemperaturecompensated precise current sources for loop compensation, and sell rotection circuitry. Compared with a discrete MCGFET and P.V.M controller solution, the FSL156MRIN reduces total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform suited for cost-effective design of a tippack converter.


Ordering Information


Part Number		Operating Junction			Output Power Table ⁽²⁾			
	Package ⁽¹⁾		Current Limit	R _{DS(ON)}	230V _{AC} ±15%		85-265V _{AC}	
		Temperature	(Тур.)	(Max.)	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	pen me ⁽⁴⁾ Adapter ⁽³⁾ Fr	
FSL156MRIN	8-DIP	-40°C ~ +125°C	1.6A	2.2Ω	26W	40W	20W	30W

JE

Notes:

- 1. Lead-free package per JEDEC J-STD-020B.
- 2. The junction temperature can limit the maximum output power.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 4. Maximum practical continuous power in an open-frame design at 50°C ambient temperature.





Pin Definitions

Pin #	Name	Description
1	GND	Ground. This pin is m. 'ground and the SonseFET source.
2	Vcc	Power Sup , is p is the positive supply input, which provides the internal operating current for oth stall p and stated operation
3	FB	Fe ck. his pines internally connected to the inverting input of the PWM comparator. a collector opto-coupler is typically tied to this pin. For stable operation, a capacitor build be laced between this pinered GND. If the voltage of this pin reaches 7V, the overlap of cotection triggers, which shuts down the FPS.
	Vi.	ne Over-Voltage Inpu . This pin is the input pin of line voltage. The voltage, which is vided by resistors, is the input of this pin. If this pin voltage is higher than V _{INH} voltage, the LOVP triggers, vinich shuts down the FPS. Do not leave this pin floating. If LOVP is not used this pin should be directly connected to the GND.
5	Vsix	Startur . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startur, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12V, the internal current source (I_{CP}) is disabled.
6 7 8	Drain	ServeFET Drain. High-voltage power SenseFET drain connection.

FSL156MRIN — Green-Mode Power Switch (FPS™)

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter		Min.	Max.	Unit
V_{STR}	V _{STR} Pin Voltage	Pin Voltage			650	V
V _{DS}	Drain Pin Voltage				650	V
V _{CC}	V _{CC} Pin Voltage	_C Pin Voltage			26	V
V_{FB}	Feedback Pin Voltage	edback Pin Voltage			10.0	V
V _{IN}	V _{IN} Pin Voltage			-0.3	100	V
I _{DM}	Drain Current Pulsed				4	А
1	Continuous Switching Drain Current ⁽⁵⁾		T _C =25°C		90	6.5
I _{DS}			T _C =100°C		1	$O^{\mathbf{r}}$
E _{AS}	Single-Pulsed Avalanch	e Energy ⁽⁶⁾			190	mJ
PD	Total Power Dissipation	(T _C =25°C) ⁽⁷⁾			1.5	W
т	Maximum Junction Tem	perature			150	°C
IJ	Operating Junction Terr	perature ⁽⁸⁾		-40	+125	S.
T _{STG}	Storage Temperature			-55	+150	°C
FOD	Electrostatic Discharge Human Bot Model, SD22-A114				4.5	
T _J Operating Junction T _{STG} Storage Temperatu		Chary . Mo	del, JESD22 C101	R	2.0	kV

Notes:

- 5. Repetitive peak switching cut int when he inductive load is assumed. limited by maximum duty (D_{MAX}=0.73) and junction temperature Fig. 4).
- 6. L=45mH, starting T 25°C.
- 7. Infinite cooling conc on (rei to the SEM G30-88)
- 8. Although t s parame antees IC operation, it opes not guarantee all electrical characteristics.



Sigure 4. Repetitive Peak Switching Current

Thermal Impedance

 T_A =25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	85	°C/W
Ψ_{JL}	Junction-to-Lead Thermal Impedance ⁽¹⁰⁾	11	°C/W

Notes:

9. JEDEC recommended environment, JESD51-2, and test board, JESD51-10, with minimum land pattern.

10. Measured on drain pin #7, close to the plastic interface.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section						
BV _{DSS}	Drain-Source E	Breakdown Voltage	V _{CC} =0V, I _D =250μA	650			V
I _{DSS}	Zero-Gate-Voltage Drain Current		V _{DS} =520V, T _A =125°C			250	μA
R _{DS(ON)}	Drain-Source C	In-State Resistance	V _{GS} =10V, I _D =1A		1.8	2.2	Ω
CISS	Input Capacitar	nce ⁽¹¹⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		515		pF
C _{OSS}	Output Capacit	ance ⁽¹¹⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		75		pF
tr	Rise Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω				ns
t _f	Fall Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		5		กร
t _{d(on)}	Turn-On Delay		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		1.		กร
$t_{d(\text{off})}$	Turn-Off Delay		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		32		ns
Control Sec						14	
f _S	Switching Freq	uency ⁽¹¹⁾	V _{CC} =14V, V _{FB} =4V	31	67	73	kHz
Δf_S	Switching Freq	uency Variation ⁽¹¹⁾	-25°C < T」<		±5	±10	%
D_{MAX}	Maximum Duty	Ratio	V _{CC} = V, ₃₌₄	51	67	73	%
D _{MIN}	Minimum Duty	Ratio	· _{CC} 4V, V _{FL} 7V				%
I _{FB}	Feedback Source Current		V _{FB} =0	65	90	115	μA
V _{START}	UVLO Threshold Voltage		3=0V, √ _{CC} S\v3€9	11	13	13	V
VSTOP	OVEO miesno		Andr Turn-on, VFB=0V		7.5	8.0	V
t _{ss}	Internal Soft-Start T e		V _{STK} ≂40V, V _{CC} Sweep	K	15		ms
VRECOMM	Recommer Ja Vcc K 79			13		23	V
Burst Mode	Section		XAV OF				
V _{BURH}			NICE	0.45	0.50	0.55	V
VBURL	Burst-Mot Voltage		V _{CC} =14V, V⊂₃ Sweep	0.30	0.35	0.40	V
-17	NULU				150		mV
► tectio	Sec.ion	<u> </u>	<u>r</u>				
M	Peak Drain Cu	rrent L mit	di/dt=300mA/μs	1.45	1.60	1.75	Α
V _{SD}	Shutiown -ead		V_{CC} =14V, V_{FB} Sweep	6.45	7.00	7.55	V
IDELAY	Shutdown Dela		V _{CC} =14V, V _{FB} =4V	1.2	2.0	2.8	μA
t _{LES}		B.anking Time ^(11,12)			300		ns
VOVP	Over-Voitage F	Protection	V _{CC} Sweep	23.0	24.5	26.0	V
V_{INH}	Line Over-Voltage Protection Threshold Voltage		V_{CC} =14V, V_{IN} Sweep	1.87	1.95	2.03	V
VINHYS	Line Over-Voltage Protection Hysteresis		V _{CC} =14V, V _{IN} Sweep		0.06		V
t _{OSP}		Threshold Time	OSP Triggered when	0.7	1.0	1.3	μs
V _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold V _{FB}	$t_{ON} < t_{OSP} \& V_{FB} > V_{OSP}$ (Lasts Longer than t_{OSP_FB})	1.8	2.0	2.2	V
t _{OSP_FB}		V _{FB} Blanking Time		2.0	2.5	3.0	μs
TSD	Thereselo	T (11)	Shutdown Temperature	125	135	145	°C
T _{HYS}	Thermal Shutdown Temperature ⁽¹¹⁾		Hysteresis				°C

Continued on the following page...

5

Electrical Characteristics (Continued)

 $T_J = 25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Total Devic	e Section		•			
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14V, V _{FB} =0V	0.3	0.4	0.5	mA
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14V, V _{FB} =2V	1.1	1.5	1.9	mA
I _{START}	Start Current	V _{CC} =11V (Before V _{CC} Reaches V _{START})	85	120	155	μA
I _{CH}	Startup Charging Current	V _{CC} =V _{FB} =0V, V _{STR} =40V	0.7	1	1.3	mA
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} =V _{FB} =0V, V _{STR} Sweep		`6		V
	parameters are guaranteed; not 100% ludes gate turn-on time.	tested in production.				JE S


HOENTATIVE FOR INFORMATIN

Notes:


- 11. These parameters are guaranteed; not 100% tested in production.
- 12. t_{LEB} includes gate turn-on time.

onsem

DEVICEIS



FSL156MRIN • Rev. 3





Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{VCC}) connected to the V_{CC} pin, as illustrated in Figure 19. When V_{CC} reaches 12V, the FSL156MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5V.





Figure 19. Startup Block

2. Soft-Start: The internal soft-start circu inc. PWM comparator inverting input may tog her with the SenseFET current, slowly af r startu Th typical soft-start time is 15ms. Thous we switching device is processively in width the power a to establish the correct working c ditions for the transformers. inductors, and an acito. The oltage or the output capacitors is promisive, increased to smoothly establish required c put voltage. This helps or vent transformer aturation and reduces stress on the Jonda dic during startup.

3. Feedback Control: This device employs Current-Mode control, as shown in Figure 20. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.


3.1 Pulse-by-Pulse Current mit: Be ause Current-Mode control is employed, the eak corrent through the SenseFET is limited by the interful input of PW/M comparator (V_{FE}* as the white Figure 20. Assuming that the 900 A cull not surce cows only through the internal res or (3K R \rightarrow KΩ), the cathode voltage of diod \neg 2, about .8V. Since D1 is blocked when the feed ack of the cathode of \neg 2 is clamped at his sitage. Therefore, the peak after of the current to buy the SenceFtT is limited.

3.2 Leading-Edge Blanking (LEE). At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} relator leads to incorrect feedback operation in Current-Mode PWM control. To counter this effect, the LEB circuit inhibits the PWM comparator for t_{LEB} (300ns) after the SenseFET is turned on.




FSL156MRIN — Green-Mode Power Switch (FPS™)

4. Protection Circuits: The FSL156MRIN has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0V, normal operation resumes. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost.



Ov .load Preception (JI.P : Overload is defined as a load current exceeding its normal level due to an unexpected abnornal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (VOUT) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 2.5V, D1 is blocked and the 2.0µA current source starts to charge CFB slowly up. In this condition, VFB continues

increasing until it reaches 7.0V, when the switching operation is terminated, as shown in Figure 22. The delay for shutdown is the time required to charge C_{FB} from 2.5V to 7.0V with 2.0µA. A 25 ~ 50ms delay is typical for most applications. This protection is implemented as auto-restart.



nal over-Current Protection (AOCP): 2 4. the secondary rectifier clodes or the ٧h、 insi mer pins are shorted, a steep current with e, amely high di/dt can flow mrough the GenseFET during the minimum term-on time. Even though the FSI 166MF(IN has overload protection, it is not chough to protect the FSI 1/6/MRIN in that abnormal rese; due to the severe current stress imposed on the Sensel ET until CLP is triggered. The internal AOCP circuit is shown in Figure 23. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is crabled and monitors the current through the sersing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensingresistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 23. Abnormal Over-Current Protection

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0V and the SenseFET turn-on time is lower than 1.0µs, this condition is recognized as an abnormal error and PWM switching shuts down until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 24.





Figure 24. Output-Shr . Prou tio


Over-Voltage نة *٢*٠): أ th/g 4.4 rotectio. secondary-side feed ick circuit maifunctions or a solder defect as a openi , in the feedback path, the curren through opto-coupler transister become aln. ... zere Then VFF, climes up in a similar manner to the over ad situation, forcing the preset laxin multimered be supplied to the SMPS until the verloa pr .ection is riggered. Because nore an required is provided to the second, the voltage may exceed the rated voltage before OL ' the overload protection is triggered, resulting in the break rown of the devices in the secondary side. To prevent this situation, an OVF circuit is employed. In general, the V_{CC} is prepertional to the output voltage and the FSL156MRIN uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds ~135°C, the thermal shutdown is triggered and stops operation. The FSL156MRIN operates in Auto-Restart Mode until the temperature decreases to around 75°C, when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased to an unwanted level, high line input voltage creates high-voltage stress on the entire system. To protect from this abnormal condition, LOVP is included. It is comprised of detecting $V_{\rm IN}$ using divided resistors. When $V_{\rm IN}$ is higher than 1.95V, this condition is recognized as an abnormal error and PWM switching shuts down until $V_{\rm IN}$ decreases to around 1.89V (60mV hysteresis).




5 Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL156MRIN enters Burst-Mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (350mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes he feedback voltage to rise. Once it passes V_{BURH} (500mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables SenseFET switching, reducing switching loss in Standby Mode.



FSL156MRIN — Green-Mode Power Switch (FPS™)





ASE CONTRACTOR INFORMATION ASE CONTRACTOR INFORMATION ESENTATIVE ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

NEW DESIGN

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative