

# MOSFET - N-Channel, POWERTRENCH®

150 V, 4.1 A, 67 m $\Omega$ 

# FDS86242

# **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been optimized for  $r_{DS(on)}$ , switching performance and ruggedness.

#### **Features**

- Max  $r_{DS(on)} = 67 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 4.1 \text{ A}$
- Max  $r_{DS(on)} = 98 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 3.3 \text{ A}$
- High Performance Trench Technology for Extremely Low r<sub>DS(on)</sub>
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- 100% UIL Tested
- ESD Protection Level: HBM > 500 V, CDM > 2 kV
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- DC/DC Converters and Off-Line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 24 V and 48 V Systems
- High Voltage Synchronous Rectifier

# **MOSFET MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise noted)


Symbol	Para	meter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Volt	150	V	
$V_{GS}$	Gate to Source Volta	±20	V	
I <sub>D</sub>	Drain Current	- Continuous	4.1	Α
		- Pulsed	20	
E <sub>AS</sub>	Single Pulse Avalan	40	mJ	
P <sub>D</sub>	Power Dissipation	$T_C = 25^{\circ}C \text{ (Note 1)}$	5.0	W
		T <sub>A</sub> = 25°C (Note 1a)	2.5	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 1)	25	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

V <sub>DSS</sub> MAX	r <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
150 V	67 mΩ @ 10 V	4.1 A	
	98 mΩ @ 3.3 V		




SOIC8 (SO-8) CASE 751EB

#### **MARKING DIAGRAM**



FDS86242 = Device Code
A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week

# **PIN CONNECTIONS**



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150	-	_	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	104	-	mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA	
ON CHARA	ACTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	3.5	4	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_{j}}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C	_	-10	_	mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.1 A	_	56.3	67	mΩ	
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 3.3 A	-	73.8	98		
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.1 A, T <sub>J</sub> = 125°C	-	107	126		
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.1 A	_	11	_	S	
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{MHz}$	_	570	760	pF	
Coss	Output Capacitance		_	64	85	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance		-	2.9	5	pF	
$R_{g}$	Gate Resistance		_	0.5	_	Ω	
SWITCHIN	G CHARACTERISTICS						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 75 \text{ V}, I_D = 4.1 \text{ A}, V_{GS} = 10 \text{ V},$	-	7.9	16	ns	
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	_	1.5	10	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time		-	13	23	ns	
t <sub>f</sub>	Fall Time		-	2.8	10	ns	
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 75 \text{ V}, I_D = 4.1 \text{ A}$	-	8.9	13	nC	
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}, V_{DD} = 75 \text{ V}, I_D = 4.1 \text{ A}$	-	4.9	7	nC	
$Q_{gs}$	Gate to Source Charge	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 4.1 A	-	3.0	_	nC	
$Q_{gd}$	Gate to Drain "Miller" Charge		-	2.0	-	nC	
DRAIN-SC	DURCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS					
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 4.1 A (Note 2)	-	0.81	1.3	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	_	0.77	1.2		
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 4.1 A, di/dt = 100 A/μs	-	61	98	ns	
Q <sub>rr</sub>	Reverse Recovery Charge		-	71	114	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. Starting T<sub>J</sub> = 25°C, L = 1 mH, I<sub>AS</sub> = 9 A, V<sub>DD</sub> = 135 V, V<sub>GS</sub> = 10 V.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ UNLESS OTHERWISE NOTED})$ 




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On– Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)

ID, DRAIN CURRENT (A)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs.

Ambient Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

# **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)





Figure 13. Junction-to-Ambient Transient Thermal Response Curve

# PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDS86242	FDS86242	SOIC8 (SO-8) (Pb-Free, Halide Free)	13"	12 mm	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales