# Digital FET, Dual N & P Channel

# **FDG6320C**

### **General Description**

These dual N & P-Channel logic level enhancement mode field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology, this very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETS. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.

#### **Features**

- N-Ch 0.22 A, 0.25 V
  - $R_{DS(ON)} = 4.0 \Omega @ V_{GS} = 4.5 V$
  - $R_{DS(ON)} = 5.0 \Omega @ V_{GS} = 2.7 V$
- P-Ch -0.14 A, -25 V
  - $R_{DS(ON)} = 10 \Omega @ V_{GS} = -4.5 V$
  - $R_{DS(ON)} = 13 \Omega @ V_{GS} = -2.7 V$
- Very Small Package Outline SC70-6
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits (V<sub>GS(th)</sub> < 1.5 V)</li>
- Gate-Source Zener for ESD Ruggedness (>6 kV Human Body Model)
- These Devices are Pb-Free and are RoHS Compliant

# ABSOLUTE MAXIMUM RATINGS (TA = 25°C unless otherwise noted)


| Symbol                            | Parameter                                  |  | N-Channel | P-Channel | Units |
|-----------------------------------|--|--|-----------|-----------|-------|
| V <sub>DSS</sub>                  | Drain-Source Voltage                       |  | 25        | -25       | V     |
| V <sub>GSS</sub>                  | Gate-Source V                              | oltage   | 8         | -8        | V     |
| I <sub>D</sub>                    | Drain Current Continuous                   |  | 0.22      | -0.14     | Α     |
| <b>~</b>                          | HIS  | Pulsed   | 0.65      | -0.4      |       |
| P <sub>D</sub>                    | Maximum Power Dissipation (Note 1)         |  | 0.3       |           | W     |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage<br>Temperature Range |  | –55 t     | o 150     | °C    |
| ESD                               | Rating MIL-STI                             | Electrostatic Discharge<br>Rating MIL-STD-883D<br>Human Body Model (100 pF / |           | 6         | kV    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



#### ON Semiconductor®

#### www.onsemi.com




SC-88/SC70-6/SOT-363 CASE 419B-02

### **MARKING DIAGRAM**



20 = Specific Device Code M = Assembly Operation Month

#### **PIN CONNECTIONS**



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

#### THERMAL CHARACTERISTICS

| Symbol          | Parameter  | Ratings | Unit |
|-----------------|--|---------|------|
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient (Note 1) | 415     | °C/W |

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.  $R_{\theta JA} = 415^{\circ}C/W$  on minimum pad mounting on FR–4 board in still air.

| Symbol                           | Parameter                            | Conditions  | Type | Min   | Тур        | Max  | Unit  |
|----------------------------------|--------------------------------------|---|------|-------|------------|------|-------|
| OFF CHARACT                      | ERISTICS                             |   |      |       |            |      |       |
| BV <sub>DSS</sub>                | Drain-Source Breakdown Voltage       | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$                                   | N-Ch | 25    | _          | _    | V     |
|                                  |                                      | $V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$                                  | P-Ch | -25   | -          | _    |       |
| $\Delta BV_{DSS} / \Delta T_{J}$ | Breakdown Voltage Temperature        | I <sub>D</sub> = 250 μA, Referenced to 25°C                                     | N-Ch | -     | 25         | -    | mV/°C |
|                                  | Coefficient                          | $I_D = -250 \mu\text{A}$ , Referenced to 25°C                                   | P-Ch | -     | -19        | -    |       |
| I <sub>DSS</sub>                 | Zero Gate Voltage Drain Current      | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V                                   | N-Ch |       | _          | J.P. | μΑ    |
|                                  |                                      | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C            |      | -     | -/·        | 10   |       |
| I <sub>DSS</sub>                 | Zero Gate Voltage Drain Current      | V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V                                  | P-Ch |       | Or         | -1   | μΑ    |
|                                  |                                      | $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$      |      | (EV)  | _          | -10  |       |
| I <sub>GSS</sub>                 | Gate-Body Leakage Current            | V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V                                    | N-Ch | 17.   | -          | 100  | nA    |
|                                  |                                      | V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V                                   | P-Ch | nin.  | 4          | -100 |       |
| ON CHARACTE                      | RISTICS (Note 2)                     | (0)   | 35   | SI.   | $O_{\ell}$ |      |       |
| V <sub>GS(th)</sub>              | Gate Threshold Voltage               | $V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$   | N-Ch | 0.65  | 0.85       | 1.5  | V     |
|                                  |                                      | $V_{DS} = V_{GS}$ , $I_{D} = -250 \mu A$  | P-Ch | -0.65 | -0.82      | -1.5 |       |
| $\Delta V_{GS(th)} / \Delta T_J$ | Gate Threshold Voltage               | I <sub>D</sub> = 250 μA, Referenced to 25°C                                     | N-Ch | -     | -2.1       | -    | mV/°C |
|                                  | Temperature Coefficient              | I <sub>D</sub> = -250 μA, Referenced to 25°C                                    | P-Ch | -     | 2.1        | -    |       |
| R <sub>DS(ON)</sub>              | Static Drain-Source                  | $V_{GS} = 4.5 \text{ V, } I_D = 0.22 \text{ A}$                                 | N-Ch | -     | 2.6        | 4    | Ω     |
|                                  | On-Resistance On-State Drain Current | $V_{GS} = 4.5 \text{ V}, I_D = 0.22 \text{ A},$<br>$T_J = 125 ^{\circ}\text{C}$ |      | -     | 5.3        | 7    |       |
|                                  | 15,5                                 | $V_{GS} = 2.7 \text{ V}, I_D = 0.19 \text{ A}$                                  |      | _     | 3.7        | 5    |       |
|                                  | CE ERO                               | V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.14 A                              | P-Ch | -     | 7.3        | 10   |       |
|                                  | DEVIC PLACE                          | $V_{GS} = -4.5 \text{ V}, I_D = -0.14 \text{ A},$ $T_J = 125^{\circ}\text{C}$   |      | -     | 11         | 17   |       |
|                                  | 5 OFF                                | $V_{GS} = -2.7 \text{ V}, I_D = -0.05 \text{ A}$                                |      | _     | 10.4       | 13   |       |
| I <sub>D(ON)</sub>               | On-State Drain Current               | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 5 V                                  | N-Ch | 0.22  | -          | _    | Α     |
| *                                |                                      | V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V                                | P-Ch | -0.14 | -          | _    |       |
| 9FS                              | Forward Transconductance             | V <sub>DS</sub> = 5 V, I <sub>D</sub> = 0.22 A                                  | N-Ch | -     | 0.2        | -    | S     |
|                                  |                                      | $V_{DS} = -5 \text{ V}, I_{D} = -0.14 \text{ A}$                                | P-Ch | -     | 0.12       | -    |       |
| YNAMIC CHAI                      | RACTERISTICS                         |   |      |       |            |      |       |
| C <sub>iss</sub>                 | Input Capacitance                    | N-Channel<br>V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz         | N-Ch | -     | 9.5        | -    | pF    |
|                                  |                                      |   | P-Ch | _     | 12         | _    |       |
| C <sub>oss</sub>                 | Output Capacitance                   | P-Channel<br>V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V,                    | N-Ch | -     | 6          | =    | ]     |
|                                  |                                      | f = 1.0 MHz   | P-Ch | -     | 7          | _    | ]     |
| C <sub>rss</sub>                 | Reverse Transfer Capacitance         |   | N-Ch | -     | 1.3        | -    | 1     |
|                                  |                                      |   | P-Ch | _     | 1.5        | _    | 1     |

### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

| Symbol              | Parameter                   | Conditions   | Type | Min  | Тур  | Max   | Unit |
|---------------------|-----------------------------|--|------|------|------|-------|------|
| WITCHING C          | HARACTERISTICS (Note 2)     | •  |      |      | •    | •     |      |
| t <sub>D(on)</sub>  | Turn-On Delay Time          | N-Channel  | N-Ch | -    | 5    | 12    | ns   |
|                     |                             | $V_{DD} = 5 \text{ V}, I_{D} = 0.5 \text{ A},$<br>$V_{GS} = 4.5 \text{ V}, R_{GEN} = 50 \Omega$  | P-Ch | -    | 5    | 12    |      |
| t <sub>r</sub>      | Turn-On Rise Time           | P-Channel  | N-Ch | -    | 4.5  | 10    | ns   |
|                     |                             | $V_{DD} = -5 \text{ V}, I_D = -0.5 \text{ A},$<br>$V_{GS} = -4.5 \text{ V}, R_{GEN} = 50 \Omega$ | P-Ch | -    | 8    | 16    |      |
| t <sub>D(off)</sub> | Turn-Off Delay Time         | VGS = -4.5 V, NGEN = 50 \$2  | N-Ch | -    | 4    | 8     | ns   |
|                     |                             |  | P-Ch | -    | 9    | 18    |      |
| t <sub>f</sub>      | Turn-Off Fall Time          |  | N-Ch | -    | 3.2  | 7     | ns   |
|                     |                             |  | P-Ch | -    | 5    | 12    |      |
| Qg                  | Total Gate Charge           | N-Channel  | N-Ch | -    | 0.29 | 0.4   | nC   |
|                     |                             | $V_{DS} = 5 \text{ V}, I_D = 0.22 \text{ A}, V_{GS} = 4.5 \text{ V}$                             | P-Ch |      | 0.22 | 0.31  |      |
| Q <sub>gs</sub>     | Gate-Source Charge          | P-Channel  | N-Ch | (-)  | 0.12 | (B)   | nC   |
|                     |                             | $V_{DS} = -5 \text{ V}, I_{D} = -0.14 \text{ A}, $ $V_{GS} = -4.5 \text{ V}$                     | P-Ch |      | 0.12 | D' _  |      |
| $Q_{gd}$            | Gate-Drain Charge           | VGS4.5 V   | N-Ch | 17.  | 0.03 | -     | nC   |
|                     |                             |  | P-Ch | JE,  | 0.05 | -     |      |
| RAIN-SOUR           | CE DIODE CHARACTERISTICS    | AND MAXIMUM RATINGS  | OR   |      |      |       |      |
| I <sub>S</sub>      | Maximum Continuous Source C | current  | N=Ch | SUD. | UB   | 0.25  | Α    |
|                     |                             | ED   | P-Ch | 17   | ) -  | -0.25 |      |
| $V_{SD}$            | Drain-Source Diode Forward  | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.5 A (Note 2)   | N-Ch | WE   | 0.8  | 1.2   | V    |
|                     | Voltage                     | $V_{GS} = 0 \text{ V}, I_S = -0.5 \text{ A (Note 2)}$  | P-Ch | -    | -0.8 | -1.2  |      |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 
2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

#### TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL




Figure 1. On-Region Characteristics





Figure 2. On-Resistance Variation with **Drain Current and Gate Voltage** 






Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage **Variation with Source Current and Temperature** 

### TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL (continued)




Figure 7. Gate Charge Characteristics





Figure 8. Capacitance Characteristics






Figure 10. Single Pulse Maximum Power Dissipation

#### TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL




Figure 11. On-Region Characteristics





Figure 12. On-Resistance Variation with Drain Current and Gate Voltage






Figure 14. On–Resistance Variation with Gate-to-Source Voltage




Figure 15. Transfer Characteristics




Figure 16. Body Diode Forward Voltage **Variation with Source Current and Temperature** 

### TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL (continued)




Figure 17. Gate Charge Characteristics





Figure 18. Capacitance Characteristics







Figure 20. Single Pulse Maximum Power Dissipation

#### TYPICAL PERFORMANCE CHARACTERISTICS: N & P-CHANNEL



Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

Figure 21. Transient Thermal Response Curve

#### ORDERING INFORMATION

| Transient thermal response will change depending on the circuit board design. |                         |  |                                |  |  |  |
|---|-------------------------|--|--------------------------------|--|--|--|
| ORDERING INFORMATION  | Figure 21. Transient Th | ermal Response Curve                   | NDESIGN                        |  |  |  |
| Device Order Number   | Device Marking          | Package Type                           | Shipping <sup>†</sup>          |  |  |  |
| FDG6320C  | 20                      | SC-88/SC70-6/SOT-363<br>(Pb-Free)      | 3000 / Tape & Reel             |  |  |  |
| Specifications Brochure, BRD801   | CONTRECONT CONT         | tation and tape sizes, please refer to | val rape and received ackaging |  |  |  |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






#### SC-88 2.00x1.25x0.90, 0.65P CASE 419B-02 **ISSUE Z**


**DATE 18 APR 2024** 

MAX.





#### NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
- DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
  DATUMS A AND B ARE DETERMINED AT DATUM H.
- DIMENSIONS 6 AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP. 6.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.




TOP VIEW





|     | MILLIMETERS |      |  |  |  |
|-----|-------------|------|--|--|--|
| DIM | MIN.        | NOM. |  |  |  |
| А   |             |      |  |  |  |
| A1  | 0.00        |      |  |  |  |
| A2  | 0.70        | 0.90 |  |  |  |
| b   | 0.15        | 0.20 |  |  |  |
| С   | 0.08        | 0.15 |  |  |  |
| D   | 2.00 BSC    |      |  |  |  |
| E   | 2.10 BSC    |      |  |  |  |
| E1  | 1.25 BSC    |      |  |  |  |
|     |             |      |  |  |  |



# **GENERIC MARKING DIAGRAM\***



| XXX | = Specific Device Code |
|-----|------------------------|
| М   | = Date Code*           |

= Pb-Free Package (Note: Microdot may be in either location)

- \*Date Code orientation and/or position may vary depending upon manufacturing location.
- \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### RECOMMENDED MOUNTING FOOTPRINT\*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42985B                | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|------------------|----------------------------|--|-------------|--|--|
| DESCRIPTION:     | SC-88 2.00x1.25x0.90, 0.65 | 5P   | PAGE 1 OF 2 |  |  |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

### SC-88 2.00x1.25x0.90, 0.65P CASE 419B-02 ISSUE Z

**DATE 18 APR 2024** 

| STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2 | STYLE 2:<br>CANCELLED  | STYLE 3:<br>CANCELLED   | STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE                       | STYLE 5:<br>PIN 1. ANODE<br>2. ANODE<br>3. COLLECTOR<br>4. EMITTER<br>5. BASE<br>6. CATHODE               | STYLE 6:<br>PIN 1. ANODE 2<br>2. N/C<br>3. CATHODE 1<br>4. ANODE 1<br>5. N/C<br>6. CATHODE 2       |
|--|--|---|---|---|--|
| STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2           | STYLE 8:<br>CANCELLED  | STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2  | STYLE 10:<br>PIN 1. SOURCE 2<br>2. SOURCE 1<br>3. GATE 1<br>4. DRAIN 1<br>5. DRAIN 2<br>6. GATE 2 | STYLE 11:<br>PIN 1. CATHODE 2<br>2. CATHODE 2<br>3. ANODE 1<br>4. CATHODE 1<br>5. CATHODE 1<br>6. ANODE 2 | STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2                |
| STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE                 | STYLE 14:<br>PIN 1. VREF<br>2. GND<br>3. GND<br>4. IOUT<br>5. VEN<br>6. VCC          | STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1     | STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1         | STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1                 | STYLE 18:<br>PIN 1. VIN1<br>2. VCC<br>3. VOUT2<br>4. VIN2<br>5. GND<br>6. VOUT1                    |
| STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF                            | STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR | STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1               | STYLE 22:<br>PIN 1. D1 (i)<br>2. GND<br>3. D2 (i)<br>4. D2 (c)<br>5. VBUS<br>6. D1 (c)            | STYLE 23:<br>PIN 1. Vn<br>2. CH1<br>3. Vp<br>4. N/C<br>5. CH2<br>6. N/C                                   | STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE                      |
| STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1    | STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1      | STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2 | STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN                               | STYLE 29:<br>PIN 1. ANODE<br>2. ANODE<br>3. COLLECTOR<br>4. EMITTER<br>5. BASE/ANODE<br>6. CATHODE        | STYLE 30:<br>PIN 1. SOURCE 1<br>2. DRAIN 2<br>3. DRAIN 2<br>4. SOURCE 2<br>5. GATE 1<br>6. DRAIN 1 |

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

| DOCUMENT NUMBER: | 98ASB42985B                | Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|------------------|----------------------------|---|-------------|--|--|
| DESCRIPTION:     | SC-88 2.00x1.25x0.90, 0.69 | 5P  | PAGE 2 OF 2 |  |  |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales