**ON Semiconductor**

**Is Now**

# onsem/

**To learn more about onsemi™, please visit our website at www.onsemi.com**

**onsemi** and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.



**Is Now Part of**



# **ON Semiconductor®**

**To learn more about ON Semiconductor, please visit our website at www.onsemi.com**

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the righ of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor re to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its pro Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which m Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applic technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of t is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.





## **AN-9090 PFC SPM® 3 Series Ver. 2 for Boost PFC Topology**

#### **Summary**

This application note supports the PFC SPM® 3 series ver. 2 for boost PFC topology (boost PFC SPM 3 series). It should be used in conjunction with the *Boost PFC SPM 3 series datasheet* and *Inductor Design Guide (AN-9091)*.

#### **Design Concept**

Countries have recently tried to tighten energy regulations. For example, U.S. Department of Energy announced that it will enforce a seasonal energy efficiency rating (SEER) standard of 13 for residential central air conditioners starting in January 2006. This represents a 30 percent increase in energy efficiency compared to the previous SEER standard of 10. The Japanese government announced the need of 20% higher efficiency than present efficiency level to meet the Kyoto Protocol from 2010, particularly in airconditioners and refrigerators, "Energy-saving" has become most important in the world of air-conditioners and various technologies are being developed to increase efficiency.

Fairchild has recently developed a new series of Power Factor Correction (PFC) modules. Power factor correction circuits are needed to meet international harmonics regulations (such as IEC 61000-3-2). This application note describes boost PFC modules; focusing on internal structure, operation of internal components, typical application circuit design, control method of active PFC, and package installation method.

In addition, this application note provides technical information about boost PFC SPM 3 series and included design examples enable design engineers to create efficient and optimized designs in a short design cycle with the Fairchild boost PFC SPM 3 series.

The detailed features and integrated functions are:

- $\approx$  600 V/20 A and 600 V/30 A ratings in the same package
- Major target of the Boost PFC SPM® 3 series in midpower air-conditioner applications (1.5~3 kW)
- Compact and cost-effective transfer mold package enable miniaturization of converter design
- High reliability due to the coordination of fully tested IC and IGBT
- Integrated full-bridge diode rectifier
- **Built-in IC for IGBT gate driving and protection**
- Fast-recovery boost diode minimizes reverse-recovery loss
- Under-Voltage Lockout (UVLO) and Over-Current Protection (OCP), through an external shunt resistor with a fault signal output (VFO)
- **Built-in thermistor**
- Optimized IGBT switching characteristics with reduced switching loss and low EMI noise
- Low leakage current and high isolation voltage because of Direct Bonded Copper (DBC)-based substrate
- Active-HIGH input signal logic resolves the startup and shutdown sequence constraint between  $V_{CC}$  (control supply voltage) and signal input, providing fail-safe operations. A direct connection between the boost PFC SPM 3 series and a 3.3 V or 5 V MCU/DSP is possible without additional external sequence logic.
- Isolation voltage rating of 2000  $V_{\rm rms}$  for one minute

#### **Boost PFC Technology**

#### **Power Devices**

The improvement of boost PFC SPM® 3 series ver. 2 results primarily from the technological advancement of the power devices (i.e., IGBT and FRD) in the boost circuit. The design goal was to reduce power losses and increase current density of these power devices. *See below for details.*

#### **Insulated-Gate Bipolar Transistor (IGBT)**

The IGBT of the boost PFC SPM 3 series includes Fairchild's robust technology. Through optimized nonpunch-through (NPT) technology of IGBT, the package keeps a suitable Safe Operating Area (SOA) for each converter application, while dramatically reducing on-state conduction loses and turn-on/off switching losses.

[Figure 1](#page-3-0) shows the IGBT switching test circuit. [Figure 2](#page-3-1) and [Figure 3](#page-3-2) show the IGBT turn-off waveform comparison between ver. 1 and ver. 2. The ver.1 IGBT is SPMS IGBT and the ver. 2 IGBT is NPT IGBT.



<span id="page-3-0"></span>**Figure 1. IGBT Switching Test Circuit Diagram (Switching Conditions:**  $V_{DC}$ **=400 V,**  $V_{CC}$ **=15 V, CVCC=220 μF, Inductor = 500 μH Total Stray L<200 nH)**



<span id="page-3-1"></span>**Figure 2. IGBT Turn-Off Switching Waveform Comparison [Ver. 1.0 IGBT Turn Off]**



<span id="page-3-2"></span>**Figure 3. IGBT Turn-Off Switching Waveform Comparison [Ver. 2.0 IGBT Turn Off]**

#### **Fast Recovery Diode (FRD)**

The FRD adopts "hyper-fast" diodes with low forwardvoltage drops, high breakdown voltages, and soft recovery characteristics. [Figure 4](#page-3-3) show the typical forward-voltage drop at T<sub>C</sub>=-40°C, 25°C, and 150°C. [Figure 5](#page-3-4) illustrates reverse recovery time  $t_{RR}$  at T<sub>C</sub>=100 $^{\circ}$ C.



<span id="page-3-3"></span>**Figure 4. Typical Forward-Voltage Drop of FRD (Hyper-Fast Diode) at T<sup>C</sup> =-40°C, 25°C, 150°C**



<span id="page-3-4"></span>**Figure 5. Reverse Recovery Time t<sub>RR</sub> of Fast-Recovery Diode (FRD) at T<sub>C</sub>=100℃** 

#### AN-9090 APPLICATION NOTE

#### **Rectifier Diode**

[Figure 7](#page-4-0) and [Figure 7](#page-4-0) show the typical forward-voltage drop of the rectifier diodes at T<sub>C</sub>=-40°C, 25°C, and 150°C. Ver. 1 and Ver. 2 use the same diodes in the given current rating. [Figure 8](#page-4-1) and [Figure 9](#page-4-2) [Figure 9s](#page-4-2)how non-repetitive peak surge current  $(I_{FSM})$  at 60 Hz. I<sub>FSN</sub> is peak forward surge current at a specified current waveform (normally 10 ms / 50 Hz half-sine-wave, sometimes 8.3 ms / 60 Hz half-sinewave).



**Figure 6. Typical 20 A Forward-Voltage Drop of Input Rectifier Diode at**  $T_c = -40^\circ C$ **, 25°C, 150°C** 



<span id="page-4-0"></span>**Figure 7. Typical 30 A Forward-Voltage Drop of Input Rectifier Diode at T<sup>C</sup> =-40°C, 25°C, 150°C**



<span id="page-4-1"></span>**Figure 8. FPAB20BH60B Non-Repetitive Peak Surge** 

**Current (IFSM) at 60 Hz**



<span id="page-4-2"></span>**Figure 9. FPAB30BH60B Non-Repetitive Peak Surge Current (IFSM) at 60 Hz**

#### **Gate Drive IC**

This gate drive IC for IGBT was designed to have only the minimum functionality required for low-power drives. It has low standby current and the logic input can work with 3.3 V or 5.0 V. This IC has built-in Under-Voltage Lockout (UVLO) for  $V_{CC}$  and Over-Current Protection (OCP) for internal power components.

#### **Package**

Heat dissipation capability is an important factor that limits current ratings of power modules. A trade-off exists among heat dissipation characteristics, package size, and isolation characteristics. The key to a good package technology is to accomplish optimized package size while maintaining outstanding heat dissipation characteristics without compromising the isolation rating.

In the boost PFC SPM 3 package, technology bare direct bonded copper (DBC) with good heat dissipation characteristics is attached directly to the lead frame. [Figure](#page-5-0)  [10](#page-5-0) shows the package outline and the cross sections of the boost PFC SPM 3 package.



#### <span id="page-5-0"></span>**Figure 10. Vertical Structure of Boost PFC SPM 3 Package**

#### **Outline & Pin Description**



**Figure 11. Outline Drawings**



Lead Forming Dimension













**Figure 13. Detailed Package Outline Drawing**

#### **Description of Input and Output Pins**

[Figure 14](#page-9-0) and [0](#page-9-1) show the pin map of the boost PFC SPM® 3 series. The detailed functional descriptions follow.



**Figure 14. Pin Configuration (Top View)**

#### <span id="page-9-1"></span><span id="page-9-0"></span>**Table 1. Pin Definitions**



#### **Common Bias Voltage Pin (V<sub>cc</sub>)**

- This is a control supply pin for the built-in LVIC.
- To prevent malfunctions caused by noise and ripple in the supply voltage, a good-quality filter capacitor (low ESR, low ESL) should be mounted close to these pins.

#### **Common Supply Ground Pin (COM)**

- The boost PFC SPM® 3 series common pin connects to the control ground for the internal LVIC.
- **Important!** To avoid noise influences, the main power current should not flow through this pin.

#### **Signal Input Pins (IN)**

- Input signal to the gate drive IC for IGBT.
- This is activated by voltage input signal. The terminal is internally connected to a Schmitt trigger circuit composed of 5 V-class CMOS.
- The signal logic of this pin is active HIGH. The IGBT associated with this pin turns ON when a sufficient logic voltage is applied to this pin.
- The input wiring should be as short as possible to prevent noise influences.
- To prevent signal oscillations, an RC coupling is recommended, as illustrated i[n Figure 28.](#page-20-0)

#### **Over-Current Detection Pin (C<sub>sc</sub>)**

- The current sensing shunt resistor should be connected between the pin  $C_{SC}$  and the low-side ground COM to detect any over current event *(see [Figure 29\)](#page-20-1)*.
- A shunt resistor should be selected to meet the detection level required for the specific application. An RC filter should be connected to pin  $C_{SC}$  to eliminate noise. Typically, a 1- 2 µs filter time constant is recommended.
- Minimize the connection length between the shunt resistor and  $C_{SC}$  pin.

#### **Fault Output Pin (V<sub>FO</sub>)**

- This is the fault output alarm pin. An active LOW output is asserted on this pin to indicate a fault state condition in the converter.
- The alarmed condition is either Over-Current Protection (OCP) or Under-Voltage Lockout (UVLO).
- The  $V_{FO}$  output is an open-drain configuration. The fault  $(F<sub>0</sub>)$  signal line should be pulled up to the 5 V logic power supply with a 4.7 k $\Omega$  resistor.

#### **Fault-Out Duration Selection Pin (C<sub>FOD</sub>)**

- This pin is used to select the duration of fault-out pulse.
- An external capacitor should be connected between this pin and COM to set the fault-out duration  $(t_{FOD})$ , which is expressed as the following equation:

$$
C_{FOD} = 18.3 \times 10^{-6} \times t_{FOD} [s]
$$
 (1)

where 18.3 x  $10^{-6}$  is an internal value of IC.

#### **Positive DC-Link Pin (P)**

- This is the DC-link positive power supply pin of the converter.
- Internally connected to the cathode of the boost diode.
- To suppress the surge voltage caused by the DC-link wiring or PCB pattern parasitic inductance, connect a filter capacitor close to this pin. (Typically a metal film capacitor with  $0.1 \sim 1.0 \mu$ F value can be used.)

#### **Positive DC-Link Pin of Full-Bridge Diode Rectifier (PR)**

- This is the DC-link positive power supply pin of the full-bridge diode rectifier.
- Internally connected to the cathodes of the high-side rectifier diodes.
- An external boost inductor needs to be connected between this pin and the L pin.

#### **(L)**

- This is the collector pin of IGBT for the PFC.
- This is connected to DC-link pin PR of full-bridge diode rectifier through an external inductor for PFC.

#### **Emitter Pins of IGBT (N)**

- These pins are connected to the emitter of the IGBT.
- Typically a shunt resistor can be connected between this pin and  $N_R$  to sense the IGBT current

#### **Negative DC-Link Pins of Full-Bridge Diode Rectifier (NR)**

- **These are DC-link negative power supply pins (power** ground) of the full-bridge rectifier.
- These pins are connected to the anodes of low-side rectifier diodes.

#### **AC Input Pins (R,S)**

- These are the input pins of the full-bridge rectifier.
- Connect these pins to an AC power source.

#### **Thermistor Bias Voltage (V(TH))**

- This is the bias voltage pin of the internal thermistor.
- It should be connected to the 5 V logic power supply.

#### **Series Resistor for Thermistor (Temperature Detection) (R(TH))**

- For temperature detection, this pin should be connected to an external series resistor.
- The external series resistor should be selected to meet the detection range based on the specification of each application *(for details, refer to [Figure 21\)](#page-15-0)*.
- This configuration linearizes the relationship between the temperature and the voltage sensed.

#### **Internal Circuit**

[Figure 15](#page-10-0) illustrates the internal block diagram of the boost PFC SPM® 3 series. Note that the boost PFC SPM 3 series consists of single boost stage with an IGBT and a diode, a drive LVIC for gate drive, rectifier diodes, and an NTC thermistor for temperature detection.

.



#### <span id="page-10-0"></span>**Figure 15. Internal Block Diagram**

#### **Ordering Information**



**Figure 16. Order Information**

#### **Product Lineup**





#### **Key Parameter Design Guidance**

#### **Over-Current Protection (OCP)**

The boost PFC  $SPM^{\circledast}$  3 series needs an external shunt resistor for over-current detection, as shown in [Figure 17.](#page-12-0) The LVIC has a built-in over-current protection (OCP) function that senses the voltage of the  $C_{SC}$  pin. If this voltage exceeds the  $V_{SC(REF)}$  (the threshold voltage trip level of the over-current) specified in the device datasheets

 $(V_{SC(REF),Typ.}$  is 0.5 V), a fault signal is asserted and the IGBT is turned off. To avoid nuisance trips associated with switching noise, an RC filter is required. The maximum over-circuit trip level generally needs to be below 1.5 times the nominal rated collector current. The IC over-current protection timing chart is shown in [Figure 18.](#page-13-0)



<span id="page-12-0"></span>



**Figure 18. Timing Chart of Over-Current Protection Function**

- <span id="page-13-0"></span>C1. Normal operation: IGBT ON and carrying current
- C2. Over-current detection (OC trigger)
- C3. IGBT gate interrupt
- C4. Fault signal generation / IGBT slowly turns OFF
- C5. Fault output timer operation starts. The pulse width of the fault output signal is set by the external capacitor  $C_{FOD}$ .
- C6. Input "L": IGBT OFF state
- C7. Input "H": IGBT ON state. During the active period of fault output, the IGBT doesn't turn ON.
- C8. IGBT OFF state

#### **Selection of Shunt Resistor**

[Figure 17](#page-12-0) shows an example circuit of the OCP using one shunt resistor. The IGBT emitter current is monitored and passed through the RC filter. If the current exceeds the OCP reference level, the gate of the IGBT is switched to OFF state and the  $F<sub>O</sub>$ , fault output, signal can be transmitted to MCU. Since an OC event should not repeat, PWM input for IGBT operation should be immediately halted by MCU when the  $F<sub>O</sub>$  fault signal is given.

The value of the shunt resistor is calculated by the following equations:

Maximum OC current trip level:

 $I_{OC(max)}$ =1.5 x  $I_C$  (rated current)

or determined by application requirement.

Current feedback range:

 $I_{RMSMAX}$  x 1.414 + ripple considering inductor core saturation

OC trip referenced voltage:

 $V_{OC}$ =min. 0.45 V, typ. 0.5 V, max. 0.55 V Shunt resistance:

 $I_{OC(max)}=V_{OC(max)}/R_{SHUNT(min)}$  $\rightarrow$ R<sub>SHUNT(min)</sub>=V<sub>OC(max)</sub>/I<sub>OC(max)</sub>

If the deviation of shunt resistor is limited below  $\pm 5\%$ :

 $R_{\text{SHUNT(typ)}} = R_{\text{SHUNT(min)}} / 0.95$ ,  $R_{\text{SHUNT(max)}} =$  $R_{\text{SHUNT(typ)}}$  X 1.05

The actual OC trip current level becomes:

 $I_{\text{OC(typ)}}=V_{\text{OC(typ)}}/R_{\text{SHUNT(typ)}}, I_{\text{OC(min)}}=V_{\text{OC(min)}}/R_{\text{CHID}}$ RSHUNT(max)

The power rating of shunt resistor is calculated by:

 $P_{\text{SHUNT}} = (I_{\text{RMS}}^2 \times R_{\text{SHUNT}} \times \text{Margin}) / \text{Derating Ratio}$ where:

 $I_{rms} =$  Maximum load current of converter;  $R_{\text{SHUNT}} =$  Shunt resistor typical value at  $T_{\text{C}} = 25^{\circ} \text{C}$ ; Derating ratio of shunt resistor at  $T_{\text{SHUNT}}=100^{\circ}$ C (from datasheet of shunt resistor); and Margin = Safety margin: 20% is recommended.

The value of shunt resistor calculation examples: FPAB20BH60B, Shunt Resistor dispersion: ±5%.

#### Table 3. Specification for OCP level (V<sub>SC(ref)</sub>)

<b>Conditions</b>	Min.	Typ.	Max.	Unit
Specification at $T_J = 25^{\circ}C$ , $V_{CC} = 15$ V	0.45	0.50	0.55	

**Table 4. Operating Over Current Range (RSHUNT=18.33 mΩ (Min.) [\(1\)](#page-14-0) , 19.26 mΩ (Typ.), 20.23 mΩ (Max.))**



#### **Notes:**

- <span id="page-14-0"></span>1. R<sub>SHUNT(min)</sub>:  $V_{OC(max)} / OC(max) = 0.55 / 30 = 18.33 mΩ$
- <span id="page-14-1"></span>2. OC(min):  $V_{OC(min)} / R_{SHUNT(max)} = 0.45 / (0.0192x1.05)$  $=22.24 A$
- <span id="page-14-2"></span>3. OC(typ):  $V_{OC(typ)}$  /  $R_{SHUNT(typ)} = 0.50$  / (0.0183/0.95) = 25.91
- <span id="page-14-3"></span>4. Maximum OC trip level: 1.5 x IC = 1.5 x 20 = 30 A

The power rating of shunt resistor calculation examples:

- Maximum load current of inverter  $(I<sub>RMS</sub>)$ : 14  $A<sub>RMS</sub>$
- Shunt resistor value at T<sub>C</sub>=25°C (R<sub>SHUNT,min</sub>): 18.33°m $\Omega$
- Derating ratio of shunt resistor at  $T_{\text{SHUNT}}$ =100°C: 70% *(se[e Figure 19\)](#page-14-4)*
- Safety margin: 20%

P<sub>SHUNT</sub>:

#### $(I<sup>2</sup><sub>rms</sub>X R<sub>SHUNT</sub>X Margin)/Derating Ratio =$  $(14^{2}X0.01833X1.2)/0.7 = 6.16 W$

Therefore, the proper power rating of shunt resistor is 10.0 W.



<span id="page-14-4"></span>**Figure 19. Derating Curve Example of Shunt Resistor (from RARA ELEC.)**

#### **Time Constant of Internal Time Delay**

An RC filter (reference  $R_F C_{SC}$  in [Figure 17\)](#page-12-0) is necessary to prevent noise related to OCP circuit malfunction. The RC time constant is determined by the applied noise time and the Short-Current Withstanding Time  $(t_{SCWT})$  of the IGBT.

When the external shunt resistor voltage drop exceeds the OCP level, this is applied to the  $C_{SC}$  pin via the RC filter. The RC filter delay time (t1) is the time required for the  $C_{SC}$ pin voltage to rises to the referenced OCP level. [Table 5](#page-14-5) shows the specification of the OCP level. The IC has an internal filter time (logic filter time for noise elimination: t2). Therefore, consider this type of filter time when designing the RC filter of  $V_{SC}$ .

<span id="page-14-5"></span>





 $V_{IN}:$  Voltage of input signal

- $t_{IC}$ : IC delay
- $V_{SC}$ : Voltage of  $C_{SC}$  pin
- $V_{FQ}$ : Voltage of  $V_{FQ}$  pin
- I<sub>OC</sub>: Over-current (short-circuit)
- t1: Filtering time of RC filter of  $V_{SC}$
- t2: Filtering time of  $C_{SC}$ .
- If  $V_{\text{CSC}}$  width is less than t2, OCP cannot operate.
- t3: Delay from  $C_{SC}$  triggering to IC delay.
- $t4$ : Delay from  $C_{SC}$  triggering to fault-out signal.
- t5: Delay from  $C_{SC}$  triggering to over-current.





#### **Notes:**

5. To guarantee safe over-current protection (OCP) under all operating conditions, C<sub>SC</sub> should be triggered within 2.0 μs after an over-current event occurs.

6. It is recommended that delay from over-current event to  $C_{SC}$  triggering should be minimized.

[Figure 21](#page-15-0) and [Figure 22](#page-16-0) show operating waveforms of the Over-Current Protection (OCP) function. Normally, **τ** (time constant of RC filter of C<sub>SC</sub>) doesn't accurately operate due to fast di/dt of  $I_{OC}$  (over-current). Therefore, consider this kind of situation when deciding the time constant of the RC filter of  $C_{SC}$ .



<span id="page-15-0"></span>**Figure 21. Waveform of Over-Current Protection (OCP) Function Operation (Time Constant of RC Filter: 1.5 μs (RSC=1.5 [kΩ], CSC=1 [nF]), RSHUNT=15 [mΩ])**





<span id="page-16-0"></span>Therefore, the  $t_{\text{TOTAL}}$  (total time) from the detection of the OC trip current to the gate off of the IGBT becomes:

$$
t_{\text{TOTAL}} = RC filter delay (t1) + Delay from C_{SC trigger to I_{0C}(t4)
$$

Therefore, total delay time  $(t_{\text{TOTAL}})$  should be less than OCWT of the SCSOA curve.

#### Over - Current Withstanding Time (tOCWT)  $> t_{\text{TOTAL}}(\text{t1} + \text{t4})$

The time constant of the RC filter should be set in the range of  $1.5 \sim 2.0$  μs because the IGBT and other devices should be protected under all operating conditions.

#### **Soft Turn-Off**

The LVIC has a soft turn-off function to protect the IGBT from over-voltage of  $V_{PN}$  (supply voltage) induced by overcurrent hard off. "Over-current hard off" means IGBT gets turned off by the input signal before a protection function (UVLO, OCP) starts under fault conditions. In this case,  $V_{PN}$  (supply voltage) may rapidly rise by high di/dt of I<sub>SC</sub> (over current). This kind of rapid rise of  $V_{PN}$  causes destruction of the IGBT through over-voltage stress. Softoff function prevents the IGBT rapid turn-off by slowly discharging  $V_{GE}$  (gate to emitter voltage of IGBT).

An internal block diagram of LVIC and the operation sequence of the soft turn-off function are shown in [Figure](#page-16-1)  [23](#page-16-1) and [Figure 24.](#page-17-0) The function operates by two internal protection functions (Under-Voltage Lockout (UVLO) and Over-Current Protection (OCP)). When IGBT is turned off under normal conditions, the IC turns off the IGBT immediately by turning the gate signal  $(V_{INL})$  off via the gate driver block. The pre-driver turns on the output buffer of the gate driver block to discharge the gate charge through path 1 ( $\odot$  in [Figure 24\)](#page-17-0). When the IGBT is turned off by a protection function, the gate driver is disabled by the protection function signal via output of the protection circuit (disable output buffer, high-Z). The output of the protection circuit turns on the switch of the soft-off function. Therefore,  $V_{GE}$  is discharged slowly via the soft-off, path 2  $(Q$ i[n Figure 24\)](#page-17-0).



<span id="page-16-1"></span>**Figure 23. Internal Block Diagram of LVIC**



**Figure 24. Operation Sequence of Soft Turn-Off**

<span id="page-17-0"></span>The difference between the hard and soft turn-off switching operation is shown in [Figure 30.](#page-21-0) The hard turn-off of the IGBT creates a large overshoot (up to 100 V). The DC-link capacitor supply voltage should be limited to 400 V in this case to safely protect the boost PFC SPM® 3 series (FPAB20BH60B datasheet shows that VPN is 450 V and  $V_{PN}$  (SURGE) is 500 V).  $V_{PN}$  (SURGE) comes from line stray inductance, as shown in [Figure 1.](#page-3-0) A hard turn-off with a duration of less than approximately 2 μs may occur in case of an over-current fault. For a normal over-current fault, the

protection circuit becomes active and softly turns off the IGBT to prevent excessive overshoot voltage.

[Figure 25](#page-17-1) is an experimental result of the safe operating area test. It is strongly recommended that the boost PFC SPM 3 series not be operated under these conditions ( $V_{PN}$  =400 V,  $T_J=150^{\circ}C$ ,  $I_c = 45$  A, current rating \* 1.5times at turn-off and parasitic inductance  $=$  about 10 nF).



<span id="page-17-1"></span>**Figure 25. Over-Current Turn-Off Waveform of FPAB30BH60B at VPN=400 V, TJ=150℃**





#### **Fault Output Circuit**

#### **Table 8. Fault-Output Maximum Ratings**



#### **Table 9. Electric Characteristics**



Because  $F<sub>o</sub>$  terminal is an open-drain type, it should be pulled up to 5 V or 15 V level via a pull-up resistor. The resistor must satisfy the above specifications.





#### **Under-Voltage Lockout Protection**

The LVIC has a under-voltage lockout (UVLO) protection function to prevent IGBT operations with insufficient gate driving voltage. A timing chart for this protection is shown i[n Figure 27](#page-19-0).



#### **Figure 27. Timing Chart of Low-Side Under-Voltage Protection Function**

- <span id="page-19-0"></span>a1: Control supply voltage rise: after the voltage rises  $UV_{CCR}$ , the circuit starts when next input is applied
- a2: Normal operation: IGBT ON and carrying current
- a3: Under-voltage detection  $(UV_{CCD})$
- a4: IGBT OFF in spite of control input condition
- a5: Fault output operation starts
- a6: Under voltage reset  $(UV_{CCR})$
- a7: Normal operation: IGBT ON and carrying current

#### **Table 10. Specification for UVLO (Under-Voltage Lockout) Function**



[Figure 28](#page-20-0) shows the I/O interface circuit between MCU and boost PFC SPM® 3 series. Because the PFC SPM 3 series input logic is active-HIGH and there are built-in pull-down resistors, external pull-down resistors are not needed.



<span id="page-20-0"></span>**Figure 28. Recommended CPU I/O Interface Circuit**



<span id="page-20-2"></span>

The input and fault output maximum rating voltages are shown in [Table 11.](#page-20-2) Since the fault output is an open-drain port, its rating is  $V_{CC}$ +0.3 V; 15 V supply interface is possible. However, it is recommended that the fault output be configured with the 5 V logic supply, which is the same as the input signals. It is also recommended that the decoupling capacitors be placed at both the MCU and boost PFC SPM 3 series ends of the  $V_{FO}$ .



<span id="page-20-1"></span>**Figure 29. Internal Structure of Signal Input Terminal**

The boost PFC SPM 3 series employs active-HIGH input logic. This removes the sequence restriction between the control supply and the input signal during startup or shutdown operation, which makes the system fail-safe. In addition, pull-down resistors are built into each input circuit, making external pull-down resistors unnecessary and reducing the external component count. The input noise filter (100  $\Omega$ +1 nF) inside the boost PFC SPM 3 series suppresses short pulse noise and prevents the IGBT from malfunction and excessive switching loss. Furthermore, by lowering the turn-on and turn-off threshold voltages of the input signal, as shown in [Table 12,](#page-20-3) a direct connection to 3.3 V-class MCU or DSP is possible.

<span id="page-20-3"></span>



As shown in [Figure 29,](#page-20-1) the input signal section of the boost PFC SPM 3 series integrates a 5 k $\Omega$  (typical) pulldown resistor. Therefore, when using an external filtering resistor between the MCU output and the boost PFC SPM 3 series input, attention should be given to the signal voltage drop at the boost PFC  $SPM^{\circledR}$  3 series input terminals to satisfy the turn-on threshold voltage requirement. For instance, the RC filter shown in [Figure](#page-16-0)  [22](#page-16-0) with dashed lines uses 100  $\Omega$  and 1 nF.

#### **Circuit of NTC Thermistor (Monitoring of TC)**

The boost PFC SPM<sup>®</sup> 3 series includes a Negative Temperature Coefficient (NTC) thermistor for module temperature sensing. This thermistor is located in DBC substrate, together with power chips (IGBT/FRD) and can reflect the temperature of power chips well (*see [Figure 30](#page-21-0)*).



<span id="page-21-0"></span>**Figure 30. Location of NTC Thermistor in Boost PFC SPM 3 Package**



**Figure 31. R-T Curve of NTC Thermistor in 3 Package**

Normally, designers use two kinds of circuits for temperature protection (monitoring) by NTC thermistor. One is Analog-Digital Converter (ADC) and the other is circuit by comparator. [Figure 32](#page-21-1) and [Figure 33](#page-21-2) show two examples of application circuit with NTC thermistor.



**Figure 32. OT Protection Circuit by MCU**

<span id="page-21-1"></span>

**Figure 33. OT Protection Circuit by Comparator**

<span id="page-21-2"></span>

**Figure 34. V-T Curve of [Figure 32](#page-21-1)**

#### **Table 13. R-T Table of NTC Thermistor (1-1)**





#### **Table 14. R-T Table of NTC Thermistor (1-2)**

### **General Application Circuit Example & PCB Layout Guidance**

#### **General Application Circuit Example**

[Figure 35](#page-24-0) shows a schematic of application circuit example. Control signals are connected directly to a MCU or UCC3818.



**Figure 35. Example of Application Circuit for Boost PFC SPM 3 Series**

#### <span id="page-24-0"></span>**Notes:**

- 7. The ceramic capacitor placed between  $V_{CC}$ -COM (C24, 105) needs to be over 100 nF and mounted as close to the pins as possible.
- 8. Over-current level is 50 A because the value of shunt resistor used is 10 mΩ.
- 9. If OCP of SPM is not used, R28 and C23 should not be used and R41 should be zero Ω.
- 10. Two-level OVP can be also implemented. The DC-link voltage changes slowly because of its large capacitance and, therefore, OVP does not need a fast response. It is optional to activate the OVP of the PFC controller.

The selected component values of the evaluation board are:

$$
R_X = 15
$$
 [K $\Omega$ ],  $R_Y = 1.8$  [K $\Omega$ ],  $R_Z = 870$  [K]

#### **OVP Level 1 – PFC**

When an over-voltage situation occurs, the PFC stops operating and generates a fault-out signal during fault-out duration time (set by  $C_{FOD}$ ).

$$
\frac{R_x + R_y}{R_x + R_y + R_z} = \frac{V_{REF}}{V_{DC\_PK}} \Rightarrow V_{DC\_PK} = \frac{R_x + R_y + R_z}{R_x + R_y} V_{REF} = \frac{886.8}{16.8} \cdot 7.5 = 395[V]
$$

The over-voltage level can be adjusted by the value of  $V_{REF}$  and resistance.

#### **OVP Level 2 – External PFC Controller**

The voltage level of OVP level 2 is higher than that of OVP level 1.

$$
\frac{R_x}{R_x + R_y + R_z} = \frac{V_{REF}}{V_{DC\_PK}} \Rightarrow V_{DC\_PK} = \frac{R_x + R_y + R_z}{R_x} V_{REF} = \frac{886.8}{15} \cdot 7.5 = 443 [V]
$$

#### **Notes:**

- 11. The PFC evaluation board can protect the power module from over-voltage situations. When over-voltage event occurs, the PFC stops operating and generates fault-out signal during fault-out duration time(set by  $C_{FOD}$ ). A comparator solution is recommended.
- 12. Power input AC voltage sensing circuit. Normally, the PFC IC needs to have the magnitude and phase of the input AC voltage.
- 13. If FAN6982 (PFC IC) is not used, R40 must be zero Ω.
- 14. An external anti-parallel diode must be used to prevent negative  $V_{CE}$  voltage at light load and zero switching conditions. Otherwise, the IGBT in boost PFC SPM® 3 Package can be damaged due to repetitive reverse avalanches.





**Figure 36. Print Circuit Board (PCB) Layout Guidance**

## **Experiment Results**

#### **Table 15. Test Conditions (FPAB30BH60B)**



#### **Test Results**



<span id="page-27-0"></span>**Figure 37. Input AC 171.8 V, Output DC 30 Apeak, DC Link 375 V (CH3: Input Voltage [200 V/div], CH4: Input Current [10 A/div])**



<span id="page-27-1"></span>**Figure 38. Input AC 268.7 V, Output DC 30 Apeak, DC Link 376.6 V (CH3: Input Voltage [200 V/div], CH4: Input Current [10 A/div])**





#### **Appendix Test**

An external anti-parallel diode must be used to prevent negative  $V_{CE}$  voltage at light-load and zero-switching conditions; otherwise, the boost PFC SPM® 3 series can be damaged by repetitive reverse avalanches.



**Figure 39. Circuit without Anti-Parallel Diodes**



**Figure 40. Circuit with Anti-Parallel Diodes**



**Figure 41. No Anti-Parallel Diodes**



**Figure 42. With Anti-Parallel Diodes (FRD 600 V 1A)**

 $2$  MS/s

#### **Related Resources**

*FPAB30BH60B − PFC SPM® [3 Series Ver.2 for 1-Phase Boost PFC](http://www.fairchildsemi.com/ds/FP/FPAB30BH60B.pdf) FPAB20BH60B − PFC SPM® [3 Series Ver.2 for 1-Phase Boost PFC](http://www.fairchildsemi.com/ds/FP/FPAB20BH60B.pdf)*

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and ⊍") are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor owns me rights to a number of pate ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.<br>Buyer is responsible for its pro regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or<br>specifications can and do vary in different applications application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification<br>in a foreign jurisdiction or any devices application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such<br>claim alleges that ON Semiconductor was literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

**Japan Customer Focus Center** Phone: 81−3−5817−1050

**ON Semiconductor Website**: **www.onsemi.com**

**Order Literature**: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative