ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



Application Note AN-9041

PFC SPM® Design Guide with Analog PFC IC

Written by:

Application Engineering Part Motion Control System Team HV PCIA FAIRCHILD SEMICONDUCTOR

Contents

1.	System Configurations	3
2.	Protection Circuits	3
	Over Current Protection (OCP)	3
	Over Voltage Protection	4
	Under Voltage Protection	4
3.	Design Example (PFC SPM® DEMO BOARD)	5
C	Operating conditions of PFC SPM® demo board:	5
(Output capacitance and Inductance design	5
	Output Voltage Ripple & Output Capacitance	5
	Inductance & Input Current Ripple	6
(Open Loop Response	6
	Current Loop Amplifier	7
	Voltage Loop Amplifier	7
(Control Loop Implementation	8
	Current Loop	8
	Voltage Loop1	0
	Other Parameters 1	0
	Over Current Protection 1	2
	Over Voltage Protection 1	3
L	DC-link Voltage Control 1	4
4.	Experimental Results1	5

NOTE:

In this and other Fairchild documentation and collateral, the following terms are interchangeable: DIP = SPM2, Mini-DIP = SPM3, Tiny-DIP = SPM5, $\mu Mini-DIP = SPM45H$, PFCM = PFC SPM[®].



1. System Configurations




Fig.1 Typical block diagram of PFC SPM® system

An inrush-current prevention circuit is required due to the large DC link capacitance as shown in Fig. 1. The relay of the circuit should be closed after DC link capacitor is charged far enough. PFC SPM®, mini-SPM and control IC can share single GND stage. Usually, this GND and the N_{SENSE} terminal of PFC SPM should have the same potential. Large surge voltage is easily produced between P and N terminals by large current switching. To reduce surge voltage it is important to shorten the DC link bus wiring between PFC SPM and DC link capacitor. In addition, good high frequency characteristic capacitor, such as polypropylene film capacitor should be mounted near to P and N terminals as a snubber.

2. Protection Circuits

Following Fig. 2 shows the timing chart of protection function. There are two kind of protection level for both OCP and OVP. Generally, PFC control ICs have its own OCP and OVP function. Also, user can make the PFC SPM® stop and output the FO signal under preset OC, OV condition using its Csc input.

Over Current Protection (OCP)

[OCP Level1 –PFC SPM®] PFC SPM can protect from over current situation. When OC(over current) situation happens, the PFC SPM stops operating and generates fault out signal during fault-out duration time(set by C_{FOD}). And then after the duration, it works again according to the input command. Its total propagation delay time may depend on outer op-amp speed. We recommend using a low cost slow op-amp solution with fast protection. It is the OCP level2 protection described in next paragraph.

[OCP Level2 (SCP) – PFC control IC] By the peak current limit function of PFC control IC, the system is protected from SC(Short Circuit) situation. The recommended current limit of OCP level 2 is higher than that of OCP level 1. It doesn't generate the fault out signal but its response is very fast. It will protect the system from short circuit situation during the propagation delay time of OCP level1.

Over Voltage Protection

OV (Over Voltage) protection can be also implemented by dual protection. The DC-link voltage changes slowly because of its large capacitance. So OVP does not need fast response. Therefore it is optional to activate the OVP of PFC controller.

[OVP Level 1 - PFC controller] OVP level 1 suppresses voltage overshoot in transient situation. It doesn't generate fault out signal.

[OVP Level 2 – PFC SPM®] The voltage level of OVP level 2 is higher than that of OVP level 1. When OV situation happens, the PFC SPM stops operating and generates fault out signal during fault-out duration time(set by C_{FOD}). And then it works again.

Under Voltage Protection

IGBT gate will be interrupted when control voltage drops below UV trip level, and the protection will be realeased automatically if the control voltage recovers to the UV reset level.




Fig.2 Timing chart of protection function

3. Design Example (PFC SPM® DEMO BOARD)

A general PFC example is implemented for 5[kW] air-conditioning applications whose input voltage is 187~276[V].

Operating conditions of PFC SPM® demo board:

Table 1. The operating conditions.

	Item	Symbol	Value	Unit
1	Switching Frequency	Fsw	40	KHz
2	Minimum Input Voltage	Vimin	176	Vac
3	Nominal Input Voltage	Vinom	220	Vac
4	Maximum Input Voltage	Vimax	264	Vac
5	Output Max. Power	Po	5000	W
6	Minimum Output Voltage	Vomin	350	Vdc
7	Nominal Output Voltage	Vonom	380	Vdc
8	OVP level 1	V _{OV1}	420	V
9	OVP level 2	V _{OV2}	440	V
10	Peak Ripple Current	Iripple	5	А
11	OCP Level1	locp1	40	A
12	OCP Level2 (SCP)	locp2	50	А
13	Shunt Resistor	Rsh	2	MOhm
14	DC Capacitor	Cout	940	uF

Output capacitance and Inductance design

Output Voltage Ripple & Output Capacitance

$$|V_{OUTRIPPLE}|_{PEAK} = I_{OUTDC} \sqrt{\left(\frac{1}{4\pi f_L \times C_{OUT}}\right)^2} + ESR^2$$

where:

 f_L = line frequency.

ESR = the ESR of the output capacitor.

Voltage ripple of V_{DC} can be reduced by employing large C_{OUT} . In demo board, C_{OUT} is set to 940[µF] (470[µF] x 2)

Inductance & Input Current Ripple

$$\Delta I_{L_{p-p}} = \frac{V_{IN}(V_{OUTDC} - V_{IN})}{fLV_{OUTDC}}$$

where:

 $\Delta I_{\text{Lp-p}}$: Peak to peak current of PFC inductor

VIN : Input AC voltage

VOUTDC : DC link Voltage

f: Switching frequency


L : Inductance of PFC inductor

$$\Delta I_{L_{p-p}} = \frac{V_{IN} (V_{OUTDC} - V_{IN})}{fLV_{OUTDC}}$$

$$\therefore (\Delta I_{L_{p-p}})_{MAX} = \frac{V_{OUTDC}}{4fL} \quad (\because V_{IN} = \frac{1}{2}V_{OUTDC})$$

$$(\Delta I_{L_{p-p}})_{MAX} = 5A \Rightarrow L = \frac{V_{OUTDC}}{20f} = \frac{380}{20 \cdot 40000} = 475[\mu H] (\text{fs=40kHz})$$

Current ripple is decided by switching frequency and inductance. To reduce current ripple, high switching frequency and large inductance value is required. It means that employing higher switching frequency can reduce inductor size. But the power losses will increase and it requires more efficient heat sink structure.



Open Loop Response

Fig.3 Block diagram of PFC control IC

The following is the block diagram of PFC controller ucc3818. The average current mode control is composed of two types of loops- voltage loop and current loop. The voltage loop controls the output DC-Link voltage. It regulates the output voltage. There is a 120[Hz] ripple voltage in the output DC-Link, which is caused by the 60[Hz] ac input current. Hence, the voltage loop must be designed to be slow enough to reject the 120[Hz] ripple voltage.

In general CCM (Continuous Current Mode) PFC IC, there is a multiplier. It multiplies V_{EA} (the output of voltage loop) by I_{AC} (reference of input ac current shape) and then divides it by V_{RMS} (reference of rms input

voltage). The output(
$$I_{MO} = K \cdot \frac{V_{EA} \cdot I_{AC}}{V_{RMS}^2}$$
) of a multiplier is the reference of the PFC's input current(I_{AC}).

The difference between the voltage of I_{MO} pin(output of the multiplier) and the voltage of the current sensing resister is amplified by the current loop. The V_{EA}(output of the current loop) is the reference voltage to the comparameter that generates the gating signal. Current loop should be fast enough to catch up with the 120[Hz] input ac current. But too fast speed can distort the current shape due to the switching noise. Therefore, the current loop must be designed to be fast enough to catch up with the 120[Hz] rectified input current, but not too fast for switching noise immunity.

Current Loop Amplifier

Eq. 1 shows the open loop response of power stage. (Refer to UCC3818 datasheet)

$$G_{PST} = \frac{V_S(s)}{V_{IAOUT}(s)} = \frac{V_{DC}R_{SH}}{4sL}$$
 (UCC3818) (Eq.1)

where: V_s: Voltage of shunt resistor

$$\begin{split} &V_{\text{IAOUT}}: \text{Voltage of } R_{\text{MO}} \\ &V_{\text{DC}}: \text{DC link Voltage} \\ &R_{\text{SH}}: \text{Shunt resistance for current sensing (2mohm)} \\ &L: \text{PFC inductance} \\ &s: \quad j\omega(=j\cdot 2\pi f) \end{split}$$

Voltage Loop Amplifier

Eq. 2 shows the open loop response of power stage. (Refer to UCC3818 datasheet)

$$G_{V.O.L.} = \frac{P_{IN}}{sC_{OUT}V_{OUTDC}\Delta V_{EAOUT}} \quad (UCC3818) \quad (Eq.2)$$
where: P_{IN} : Input power
 C_{OUT} : DC link capacitance
 V_{OUTDC} : DC link voltage
 ΔV_{EAOUT} : Error amplifier output difference (\approx 5V)

s : jω(= j·2πf)

Control Loop Implementation

Current Loop

[Step 1] Crossover frequency

Theoretical crossover frequency is given by following equation.

$$f_c = \frac{f_s}{6} \Longrightarrow 6.7 kHz \tag{Eq.3}$$

[Step 2] Fz and Fp decision

$$f_Z = \frac{f_C}{2} = 3.3 kHz$$
, $f_P = 6f_Z = 20 kHz$

[Step 3] Rz, Cp, Cz decision

 R_i is same to R_{MO} . (Refer to "other parameters" in page 10)

 $R_i = 470[\Omega],$

In Eq.1,
$$G_{PST}\Big|_{f_c=6.6kHz} = \frac{V_{DC}R_{SH}}{4sL} = \frac{V_{DC}R_{SH}}{4(2\pi f_c)L} = 0.0103 = -39.8dB$$

Therefore it requires 40dB boosting at fc(=6.6kHz).

 R_z is given by Eq.7.


$$|G|_{dB} = 20 \log \frac{R_z}{R_i} = 40 dB \rightarrow R_z = 47 [k\Omega],$$

From Eq.4 ,Eq.5, Cp and Cz is given.

$$C_{p} = 180[pF], \qquad C_{z} = 1[nF]$$

$$f_{z} = \frac{1}{2\pi R_{z}C_{z}} \qquad (Eq.4)$$

$$f_p = \frac{C_z + C_p}{2\pi R_z C_z C_p}$$
(Eq.5)






Fig.4 Current loop circuit

Fig.5 Desired current error amplifier response

[1]
$$|G|_{dB} = 20 \log \frac{1}{2\pi f R_i C_z}$$
 (Eq.6)

$$[2] \qquad \left|G\right|_{dB} = 20\log\frac{R_z}{R_i} \tag{Eq.7}$$

[3]
$$|G|_{dB} = 20 \log \frac{1}{2\pi f R_i C_p}$$
 (Eq.8)

Voltage Loop

$$G_{V.O.L.} \Big| = \frac{P_{IN}}{sC_{OUT}V_{OUTDC}\Delta V_{EAOUT}} = \frac{5000}{2\pi f \cdot 0.001 \cdot 380 \cdot 5} = \frac{419}{f}$$

A resistor(R_{VD}) is added between E/A input and sensing resistor. By virtue of large R_{VD} , C_{VF} can be replaced by small SMD type capacitor.

 $\leq R_{VS}$



EA_

EA_{OUT}

V_{ref}

R_{VD}

Other Parameters

$$f = \frac{0.6}{R_T C_T}$$

$$R_T = 15[k\Omega]$$

$$C_T = 1[nF]$$

$$F_s = 40[kHz]$$

R_{MO}: (Refer to fig.4)

$$R_{MO} = \frac{I_{AC_peak} \cdot R_{sense}}{I_{GMMAX}} = \frac{50\sqrt{2} \cdot 0.002}{300 \times 10^{-6}} = 471 \approx 470 [\Omega]$$

(Assuming the input current is $50A_{RMS} \otimes V_{AC} = 100V_{RMS}$)

→ R_{MO} = 470[Ω]

R_{sense} = 0.002[Ω](small resistance can cause distortions at low level current)

R_{AC} & Optocoupler circuit:

Optocuopler: TLP180




Fig.7 Input AC voltage sensing circuit

 R_{AX} and R_L depend on optocoupler :

$$R_{AX} = \frac{V_{RMS_{max}} \cdot \sqrt{2}}{I_{LINEAR_{max}}} = \frac{270 \cdot \sqrt{2}}{6 \times 10^{-3}} = 64[k\Omega]$$

$$\Rightarrow 18 + 18 + 18 + 18[k\Omega](0.5 \times 4 = 2W)$$

$$R_{AC} = \frac{V_{RL_PEAK}}{I_{AC_{max}}} = \frac{9}{0.5 \times 10^{-3}} = 18[k\Omega]$$

$$R_L = 390[\Omega]$$

$$\begin{split} R_{C1} \text{ , } R_{C2} \text{ , } C_L \text{, and an op-amp} & I_{SINE} \text{ off-set compensation} \\ C_L = 1[uF], R_{C1} = 0[\Omega], R_{C2} = 150[\Omega], \end{split}$$

 V_{FF} :

$$V_{FF} = 1.4[V]$$
 (when, input voltage V_{AC} = 90[V_{AC}])
R_{FF} = 33[kΩ], C_{FF} = 100[uF]

Over Current Protection




Fig.8 Over current protection circuit

The actual protection level can be slightly different from the calculated value. It depends on PCB layout pattern. About demo board, the designed values are:

 $R_{18} = R_{40} = 1.2[k\Omega], R_{19} = R_{37} = 82[k\Omega], R_{38} = 1.5[k\Omega]$

And the expected OC levels are:

1) OCP level 1

$$\frac{R_{38}}{R_{37}}V_{REF} = \frac{(R_{18} + R_{40})V_{REF} - R_{SH}I_{PK}R_{19}}{R_{18} + R_{19} + R_{40}} \Longrightarrow I_{PK} = \frac{V_{REF}}{R_{SH}R_{19}} \left(R_{18} + R_{40} - \frac{R_{38}}{R_{37}} (R_{18} + R_{19} + R_{40})\right)$$

$$\therefore I_{PK} \approx 40[A]$$
2) OCP level 2

$$\frac{R_{19} + R_{40}}{R_{18}} = \frac{V_{REF}}{R_{SH}I_{PK}} \Longrightarrow I_{PK} = \frac{R_{18}V_{REF}}{R_{SH}(R_{19} + R_{40})}$$

$$\therefore I_{PK} \approx 50[A]$$

Over Voltage Protection




Fig.9 Over voltage protection circuit

About demo board, the designed values are:

 $R_X = 15 [k\Omega], R_Y = 1.8 [k\Omega], R_Z = 870 (270+270+330) [k\Omega]$

And the expected OC levels are:

1) OVP level 1

$$\frac{R_{X} + R_{Y}}{R_{X} + R_{Y} + R_{Z}} = \frac{V_{REF_{-}OV}}{V_{DC_{-}PK}} \Longrightarrow V_{DC_{-}PK} = \frac{R_{X} + R_{Y} + R_{Z}}{R_{X} + R_{Y}} V_{REF_{-}OV} = \frac{886.8}{16.8} \cdot 8 = 422[V]$$

2) OVP level 2

$$\frac{R_X}{R_X + R_Y + R_Z} = \frac{V_{REF}}{V_{DC_PK}} \Longrightarrow V_{DC_PK} = \frac{R_X + R_Y + R_Z}{R_X} V_{REF} = \frac{886.8}{15} \cdot 7.5 = 443[V]$$

DC-link Voltage Control




Fig.10 DC link voltage control circuit

The relation between $V_{\mbox{\scriptsize DC}}$ and parameters is:

$$V_{DC} = 7.5 \left(R_{VL} \left(\frac{R_{VD}}{R_{VF}R_{VS1}} + \frac{1}{R_{VF}} + \frac{1}{R_{VS1}} \right) + \frac{R_{VD}}{R_{VF}} + 1 \right) - \frac{1}{R_{VF}} \left(R_{VD} + R_{VL} + \frac{R_{VL}R_{VD}}{R_{VS1}} \right) V_{EA} - \frac{R_{VL}}{R_{VS1}} \left(\frac{R_{D1}}{R_{D1} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{VD}} \left(\frac{R_{D1}}{R_{D1} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{VD}} \left(\frac{R_{D1}}{R_{VD} + R_{VD}} + \frac{1}{R_{VD}} \right) V_{EA} - \frac{1}{R_{VD}} \left(\frac{R_{D1}}{R_{D1} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{VD}} \left(\frac{R_{D1}}{R_{D1} + R_{D2}} \right) V_{EA} - \frac{1}{R_{VD}} \left(\frac{R_{D1}}{R_{D1} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{D2}} \left(\frac{R_{D1}}{R_{D2} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{D2}} \left(\frac{R_{D1}}{R_{D2} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{D2}} \left(\frac{R_{D1}}{R_{D2} + R_{D2}} \right) V_{SIG} + \frac{1}{R_{D2}} \left(\frac{R_{D2}}{R_{D2} + R_{D2}} \right) V_$$

The variable V_{DC} voltage is available by just changing V_{SIG} voltage. V_{EA} , the output of voltage error amplifier changes from 0 to 5.5V as its load current. In no load condition, V_{EA} value is almost zero. And the voltage of V_{DC} will be the highest value. The next graph shows V_{SIG} and V_{DC} voltage. The voltage of V_{DC} in low load condition is higher than that of max. load condition.




Fig.11. DC link voltage vs. control voltage



4. Experimental Results

Fig. 12 shows the overall schematics of implemented PFC converter. Table 2 shows the components that are used for the implemented hardware. Fig. 13 shows the input ac current and DC-link voltage waveforms. These figures' details are shown in table 3.




Fig.12. Schematic diagram of the implemented PFC converter.



Table 2. BOM of PFC SPM® demo board.

Item	Part	Reference	Quantity
	C-Ceramic : 101 2012	C10,C13,C26,C30,C35	5
2	C-Ceramic : 102 2012	C17,C18	2
	C-Ceramic : 104 2012	SC2,SC4,C9,C14,C21,C27,C29,C31,C34,C37,C38	11
	C-Ceramic : 105 2012	C1,C15,C19,C24,C25,C44,SC6	7
	C-Ceramic : 152 2012	C36	1
	C-Ceramic : 183 2012	C40	1
	C-Ceramic : 221 2012	C16	1
	C-Ceramic : 333 2012	C11,SC7	2
	C-Ceramic : 821 2012	C39	1
	C-Elec : 220uF 35V	SC5	1
	C-ELEC : 33uF 35V	C8,C23	2
	C-ELEC : 470uF 450V	C4,C5	2
	C-Elec : 47uF 35V	SC3	1
	C-FILM : 105 630V	C12	1
	C-FILM : 220nF AC275V	C2	1
	Connector : 7-pin, 2.54mm pitch	CNT2	1
	DIODE : US1J	D1,SD2,SD3,SD4	4
	FAN connector : 3-pin, 2.54mm pitch	JP1	1
	FPS : KA5M02659RN	U10	1
	Fuse : 220V/20A	F1	1
	JUMPER : 2-pin, 2.54mm pitch	JP2	1
	LED	D8	1
	Main Relay : PCFN-112	K1,K2	2
	Mosfet : BSS138	Q1	1
	NTC : 6D-22	RT1	1
26	Op-Amp : KA224	U8	1
27	Opto-coupler : TLP180	ISO1	1
28	Opto-coupler : TLP181	ISO2	1
29	PFC IC : UC3818	U5	1
30	PFCM : FPDB30PH60	U4	1
31	R-Chip : 0ohm, 1/8W, J, 2012	R11,R46	2
32	R-Chip : 1.2Kohm, 1/8W, J, 2012	R40,R18	2
33	R-Chip : 1.5Kohm, 1/8W, J, 2012	R38	1
34	R-Chip : 1.8kohm, 1/8W, F, 2012	SR6,R10	2
35	R-Chip : 1.8kohm, 1/8W, J, 2012	SR2	1
36	R-Chip : 100kohm, 1/2W, J, 5025	SR7,SR8	2
37	R-Chip : 10Kohm, 1/8W, J, 2012	SR4,R23,R24,R41	4
	R-Chip : 10ohm, 1/8W, J, 2012	R13	1
	R-Chip : 10ohm, 1/8W, J, 2012	SR1	1
	R-Chip : 120Kohm, 1/8W, J, 2012	R42	1
	R-Chip : 150ohm, 1/8W, J, 2012	R48	1
	R-Chip : 15Kohm, 1/8W, J, 2012	R9,R25,R43	3
	R-Chip : 18Kohm, 1/4W, J, 3216	R4,R49,R50,R51	4
	R-Chip : 18Kohm, 1/8W, J, 2012	R22	1
	R-Chip : 1Mohm, 1/8W, J, 2012	R27,R28,R30	3
	R-Chip : 20Kohm, 1/8W, J, 2012	R31,R32,R34	3
	R-Chip : 270Kohm, 1/4W, F, 3216	R6,R7,R44,R45,R55	5
	R-Chip : 3.3kohm, 1/8W, J, 2012	SR3	1
	R-Chip : 3.9Kohm, 1/8W, J, 2012	R29	1
	R-Chip : 33Kohm, 1/8W, J, 2012	R26	1
	R-Chip : 330Kohm, 1/4W, F, 3216	R54	1
	R-Chip : 390ohm, 1/8W, J, 2012	R5	1
	R-Chip : 4.7Kohm, 1/8W, J, 2012	R8	1
	R-Chip : 470Kohm, 1/4W, F, 3216	R1,R3,R52,R53	4
	R-Chip : 470ohm, 1/8W, J, 2012	R20,R21	2
	R-Chip : 47Kohm, 1/8W, J, 2012	R2,R17	2
	R-Chip : 560hm, 1/8W, J, 2012	R47	1
	R-Chip : 82Kohm, 1/8W, J, 2012	R19,R37	2
	R-Chip : 9kohm, 1/8W, F, 2012	SR5	1
	Regulator : KA78M12	U7	1
60	Switch : SW SPDT - 1	PFC SW	1
			8
61	Terminal VTR-250		
61 62	Terminal : VTR-250	J1,J2,J5,J6,AC1,AC2,P,N	
61 62 63	TR : KRC102	Q2	1
61 62 63 64	TR : KRC102 Transformer : El-1916	Q2 T1	1
61 62 63 64 65	TR : KRC102 Transformer : El-1916 TVS : SMBJ170	Q2 T1 SD1	1 1 1
61 62 63 64 65 66	TR : KRC102 Transformer : El-1916	Q2 T1	1

© 2005 Rev. 1.0.1-2012




Fig. 13. Full load test results (I_{IN} = 16A_{RMS})

Table 3. Power factor and input power measurement.

	V _{AC} [V]	I _{AC} [A]	Power [kW]	Power Factor [%]
Fig.13	220	16	3.5	99

* V_{AC} and I_{AC} are RMS values

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC