SiC JFET Division

Is Now Part of

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso

QOUAD



Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TOLL, 750V, 10.7 mohm

Rev. C, January 2025

Description

The UJ4SC075010L8S is a 750V, $10.7m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal redesign when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features


- On-resistance R_{DS(on)}: 10.7mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 274nC
- Low body diode V_{FSD}: 1.1V
- Low gate charge: Q_G =75nC
- Threshold voltage V_{G(th)}: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- MO-229 package for faster switching, clean gate waveforms

Typical applications

- Solid state relays and circuit-breakers
- Line rectification and active-bridge rectification circuits in AC/DC front-ends
- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

DATASHEET

UJ4SC075010L8S



Part Number	Package	Marking
UJ4SC075010L8S	MO-229	UJ4SC075010L8S







Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		750	V
Gate-source voltage	V _{GS}	DC	-20 to +20	V
Gale-source voltage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹		т _с < 75°С	106	А
	I _D	T _C = 100°C	92	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	300	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} = 4.5A	151	mJ
SiC FET dv/dt ruggedness	dv/dt	V _{DS} [500V	100	V/ns
Power dissipation	P _{tot}	T _C = 25°C	556	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	TJ, TSTG		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	260	°C

1. Limited by bondwires

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol Test Conditions	Min	Тур	Max	Offics	
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.21	0.27	°C/W

QOUAD



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	750			V
Total drain loakage current		V _{DS} =750V,		0.5	(0)	
	1	V _{GS} =0V, T _J =25°C		3.5	60	
Total drain leakage current	I _{DSS}	V _{DS} =750V,		45		μA
		V _{GS} =0V, T _J =175°C				
Tatal anta la dia na avenant		V _{DS} =0V, T _J =25°C,		2	20	μΑ
Total gate leakage current	I _{GSS}	V _{GS} =-20V / +20V				
		V _{GS} =12V, I _D =60A,		407	14.2	-
		T_=25°C		10.7		
Drein course on resistance		V _{GS} =12V, I _D =60A,		40.4		
Drain-source on-resistance	R _{DS(on)}	т _ј =125°С	18.1			mΩ
		V_{GS} =12V, I _D =60A,				
		т _ј =175°С		24		
Gate threshold voltage	V _{G(th)}	V _{DS} =5V, I _D =10mA	3.5	4.5	5.5	V
Gate resistance	R _G	f=1MHz, open drain		2.3		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			- Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	т _с < 75°С			106	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			300	А
Forward voltage	M	V _{GS} =0V, Is=30A, T _J =25°C		1.1	1.24	
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =30A, T _J =175°C		1.2		V
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I _S =60A, V_{GS} =0V, R _G =30 Ω		274		nC
Reverse recovery time	t _{rr}	di/dt=2500A/µs, T_=25°C		18.5		ns
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I _S =60A, V _{GS} =0V, R _G =30Ω		290		nC
Reverse recovery time	t _{rr}	di/dt=2500A/μs, Τ_=150°C		20		ns

QONO



Typical Performance - Dynamic

Parameter	Symbol	Test Conditions		Value		Units
Parameter	Symbol		Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V		3245		
Output capacitance	C _{oss}	- v _{DS} =400V, v _{GS} =0V - f=100kHz		178		рF
Reverse transfer capacitance	C _{rss}			1.2		
Effective output capacitance, energy	C	V _{DS} =0V to 400V,		225		" Г
related	C _{oss(er)}	V _{GS} =0V		225		pF
Effective output capacitance, time	C	V _{DS} =0V to 400V,		470		ьE
related	C _{oss(tr)}	V _{GS} =0V		470		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		18		μJ
Total gate charge	Q_{G}	– V _{DS} =400V, I _D =60A, –		75		
Gate-drain charge	Q_{GD}			13		nC
Gate-source charge	Q_{GS}			22		
Turn-on delay time	t _{d(on)}	Notes 4 and 5,		17.6		-
Rise time	t _r			22.4		ns
Turn-off delay time	$t_{d(off)}$			65		115
Fall time	t _f	'		12.8		
Turn-on energy including R_s energy	E _{ON}	· · · · · · · · · · · · · · · · · · ·		173		
Turn-off energy including R_s energy	E _{OFF}			132		
Total switching energy	E _{TOTAL}	and $R_G = 5\Omega$, RC snubber:		305		μJ
Snubber R_s energy during turn-on	E_{RS} ON	R_s =5 Ω and C_s =440pF,		11		
Snubber R_s energy during turn-off	E_{RS_OFF}	$V_{GS} = -0V \text{ to } 15V$ Notes 4 and 5, $V_{DS}=400V, I_D=60A, \text{Gate}$ Driver =0V to +15V, Turn-on R _{G,EXT} =1Ω, Turn-off R _{G,EXT} =5Ω, inductive Load, FWD: same device with V _{GS} = 0V and R _G = 5Ω, RC snubber: R _S =5Ω and C _S =440pF, T _J =25°C Notes 4 and 5, $V_{DS}=400V, I_D=60A, \text{Gate}$ Driver =0V to +15V,		37		
Turn-on delay time	t _{d(on)}	Notes 4 and 5.		18		
Rise time	t _r			25		
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V,		68		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		13.6		
Turn-on energy including R_s energy	E _{ON}	Turn-off $R_{G,EXT}=5\Omega$, inductive Load, FWD: same device with $V_{GS} = 0V$		203		
Turn-off energy including R_s energy	E _{OFF}			145]
Total switching energy	E _{TOTAL}	and $R_G = 5\Omega$, RC snubber:		348		μ.
Snubber R_s energy during turn-on	E _{RS_ON}	$R_s=5\Omega$ and $C_s=440$ pF,		11		
Snubber R_s energy during turn-off	E_{RS_OFF}	T _J =150°C		37		

4. Measured with the switching test circuit in Figure 26.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

FET-Jet Calculator 💝 Buy Online 😽 Spice Models 🔛 Contact 📌 Learn More

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_J = -55^{\circ}$ C, tp Figure 2. Typical output characteristics at $T_J = 25^{\circ}$ C, tp < 250μ s





Figure 3. Typical output characteristics at $T_J = 175^{\circ}$ C, tp Figure 4. Normalized on-resistance vs. temperature at < 250 μ s $V_{GS} = 12$ V and $I_D = 60$ A

QOUND









Figure 5. Typical drain-source on-resistances at V_{GS} = 12V








Figure 7. Threshold voltage vs. junction temperature at Figure 8. Typical gate charge at I_D = 60A V_{DS} = 5V and I_{D} = 10mA










Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 11. 3rd quadrant characteristics at T_J = 175°C





Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V



FET-Jet

Calculato

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = Figure 14. DC drain current derating 0V




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

Spice Models

Contact

Learn More

Buy Online

QOLAD





Figure 17. Safe operation area at $T_c = 25^{\circ}C$, D = 0, Parameter t_p



Spice

Models

Learn

More

Contact

Sales

Buy Online

FET-Jet

Calculato

Figure 18. Reverse recovery charge Qrr vs. junction temperature at V_{DS} = 400V




Figure 19. Clamped inductive switching energy vs. drain Figure 20. RC snubber energy loss vs. drain current at current at V_{DS} = 400V and T_J = 25°C V_{DS} = 400V and T_J = 25°C

Rev. C, January 2025






Figure 21. Clamped inductive switching energy vs. $R_{G,EXT}$ Figure 22. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = at V_{DS} = 400V, I_D = 60A, and T_J = 25°C 400V, I_D = 60A, and T_J = 25°C






Figure 23. Clamped inductive switching energy vs. Figure 24. RC snubber energy loss vs. Snubber Snubber Capacitance Cs at V_{DS} = 400V, I_D = 60A, and T_J Capacitance Cs at V_{DS} = 400V, I_D = 60A, and T_J = 25°C = 25°C

QOUNO





Spice

Models

Learn

More

Contact


Sales

Buy Online


FET-Jet


Calculato

Figure 25. Clamped inductive switching energies vs. junction temperature T_J at V_{DS} = 400V, and I_D = 60A



Package Outlines





Pin Designations

1 : Gate 2 : Source Kelvin

3-8 : Source



Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, seehttps://www.qorvo.com/design-hub.


A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at https://www.qorvo.com/design-hub.


Important notice


The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.




PACKAGE OUTLINE










С




<u>Detail A</u>

- Note: 1. All dimensions in millimeters
 - 2. Dimensions does not include Burrs and Mold Flashes

TO-LL						
SYMBOL		lue				
	Min	Max				
A	2.15	2.45				
Al	1.80	REF				
b	0.65	0.90				
bl	9.65	9.95				
b3	1.10	1.30				
С	0.40	0.60				
D	10.18	10.58				
DI	10.88	11.28				
D2	3.15	3.45				
D4	4.40	4.70				
E	9.70	10.10				
E1	7.95	8.25				
E2	0.60	0.80				
е	1.20 BSC					
Н	11.48	11.88				
H1	6.80	7.10				
i	0.10	REF				
j1	0.46	REF				
j2	0.20	REF				
K	2.80	REF				
L	1.40	2.10				
L1	0.50	0.90				
L2	0.48	0.72				
L3	0.30	0.80				
Q	6.80	REF				
R	3.00	3.20				




PART MARKING






PACKING TYPE

Carrier Tape



<u>Reel</u>



All dimensions in millimeters Quantity per Reel: 2000 units



TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 4 of 4
DS_TOLL	Rev B

DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
A	10/13/2023	Initial Production Release	Glenn Galang
В	01/31/2024	Corrected device orientation inside carrier tape pocket (Page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>