

QORVO

SiC JFET Division

Is Now Part of

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

DATASHEET

UF3SC120009K4S

Silicon Carbide (SiC) Cascode JFET - EliteSiC, Power N-Channel, TO-247-4L, 1200 V, 8.6 mohm

Rev. C, January 2025

Description



This SiC FET device is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows for a true “drop-in replacement” to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- ◆ Typical on-resistance $R_{DS(on),typ}$ of 8.6mΩ
- ◆ Maximum operating temperature of 175°C
- ◆ Excellent reverse recovery
- ◆ Low gate charge
- ◆ Low intrinsic capacitance
- ◆ ESD protected, HBM class 2
- ◆ TO-247-4L package for faster switching, clean gate waveforms
- ◆ AECQ Qualified

Typical applications

- ◆ EV charging
- ◆ PV inverters
- ◆ Switch mode power supplies
- ◆ Power factor correction modules
- ◆ Motor drives
- ◆ Induction heating



Part Number	Package	Marking
UF3SC120009K4S	TO-247-4L	UF3SC120009K4S



Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Continuous drain current ¹	I_D	$T_C < 110^{\circ}\text{C}$	120	A
Pulsed drain current ²	I_{DM}	$T_C = 25^{\circ}\text{C}$	550	A
Single pulsed avalanche energy ³	E_{AS}	$L=15\text{mH}, I_{AS}=8.6\text{A}$	555	mJ
Power dissipation	P_{tot}	$T_C = 25^{\circ}\text{C}$	789	W
Maximum junction temperature	$T_{J,max}$		175	$^{\circ}\text{C}$
Operating and storage temperature	T_J, T_{STG}		-55 to 175	$^{\circ}\text{C}$

1. Limited by bondwires
2. Pulse width t_p limited by $T_{J,max}$
3. Starting $T_J = 25^{\circ}\text{C}$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.15	0.19	$^{\circ}\text{C}/\text{W}$

Electrical Characteristics ($T_J = +25^\circ\text{C}$ unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Drain-source breakdown voltage	BV_{DS}	$V_{GS}=0V, I_D=1mA$	1200			V
Total drain leakage current	I_{DSS}	$V_{DS}=1200V,$ $V_{GS}=0V, T_J=25^\circ\text{C}$		6	600	μA
		$V_{DS}=1200V,$ $V_{GS}=0V, T_J=175^\circ\text{C}$		65		
Total gate leakage current	I_{GSS}	$V_{DS}=0V, T_J=25^\circ\text{C},$ $V_{GS}=-20V / +20V$		5	± 20	μA
Drain-source on-resistance	$R_{DS(on)}$	$V_{GS}=12V, I_D=100A,$ $T_J=25^\circ\text{C}$		8.6	11	m Ω
		$V_{GS}=12V, I_D=100A,$ $T_J=125^\circ\text{C}$		13.5		
		$V_{GS}=12V, I_D=100A,$ $T_J=175^\circ\text{C}$		18.2		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}=5V, I_D=10mA$	4	4.7	6	V
Gate resistance	R_G	f=1MHz, open drain		0.8	1.5	Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Diode continuous forward current ¹	I_S	$T_C < 110^\circ\text{C}$			120	A
Diode pulse current ²	$I_{S,pulse}$	$T_C=25^\circ\text{C}$			550	A
Forward voltage	V_{FSD}	$V_{GS}=0V, I_F=100A,$ $T_J=25^\circ\text{C}$		1.65	2	V
		$V_{GS}=0V, I_F=100A,$ $T_J=175^\circ\text{C}$		2.4		
Reverse recovery charge	Q_{rr}	$V_R=800V, I_F=100A,$ $V_{GS}=-5V, R_{G,EXT}=22\Omega$ $di/dt=3700A/\mu\text{s},$ $T_J=25^\circ\text{C}$		1373		nC
Reverse recovery time	t_{rr}	$T_J=25^\circ\text{C}$		60		ns
Reverse recovery charge	Q_{rr}	$V_R=800V, I_F=100A,$ $V_{GS}=-5V, R_{G,EXT}=22\Omega$ $di/dt=3700A/\mu\text{s},$ $T_J=150^\circ\text{C}$		1275		nC
Reverse recovery time	t_{rr}	$T_J=150^\circ\text{C}$		60		ns

Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Input capacitance	C_{iss}	$V_{DS}=100V, V_{GS}=0V$ $f=100kHz$		8512		pF
Output capacitance	C_{oss}			755		
Reverse transfer capacitance	C_{rss}			9		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}=0V$ to 800V, $V_{GS}=0V$		395		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}=0V$ to 800V, $V_{GS}=0V$		870		pF
C_{OSS} stored energy	E_{oss}	$V_{DS}=800V, V_{GS}=0V$		128		μJ
Total gate charge	Q_G	$V_{DS}=800V, I_D=100A,$ $V_{GS} = -5V$ to 15V		234		nC
Gate-drain charge	Q_{GD}			40		
Gate-source charge	Q_{GS}			96		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=800V, I_D=100A,$ Gate Driver = -5V to +15V, Turn-on $R_{G,EXT}=1.5\Omega,$ Turn-off $R_{G,EXT}=5\Omega$ Inductive Load, FWD: same device with $V_{GS} = -5V, R_G = 5\Omega,$ $T_J=25^\circ C$		32		ns
Rise time	t_r			58		
Turn-off delay time	$t_{d(off)}$			113		
Fall time	t_f			16		
Turn-on energy	E_{ON}	FWD: same device with $V_{GS} = -5V, R_G = 5\Omega,$ $T_J=25^\circ C$		3463		μJ
Turn-off energy	E_{OFF}			722		
Total switching energy	E_{TOTAL}			4185		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=800V, I_D=100A,$ Gate Driver = -5V to +15V, Turn-on $R_{G,EXT}=1.5\Omega,$ Turn-off $R_{G,EXT}=5\Omega$ Inductive Load, FWD: same device with $V_{GS} = -5V, R_G = 5\Omega,$ $T_J=150^\circ C$		28		ns
Rise time	t_r			66		
Turn-off delay time	$t_{d(off)}$			126		
Fall time	t_f			16		
Turn-on energy	E_{ON}	FWD: same device with $V_{GS} = -5V, R_G = 5\Omega,$ $T_J=150^\circ C$		3539		μJ
Turn-off energy	E_{OFF}			700		
Total switching energy	E_{TOTAL}			4239		

Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Turn-on delay time	$t_{d(on)}$	$V_{DS}=800V, I_D=100A,$ Gate Driver = -5V to +15V, Turn-on $R_{G,EXT}=1.5\Omega,$ Turn-off $R_{G,EXT}=5\Omega$ Inductive Load, FWD: UJ3D1250K, $T_J=25^\circ C$		33		ns
Rise time	t_r			50		
Turn-off delay time	$t_{d(off)}$			113		
Fall time	t_f			15		
Turn-on energy	E_{ON}			1895		μJ
Turn-off energy	E_{OFF}			680		
Total switching energy	E_{TOTAL}			2575		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=800V, I_D=100A,$ Gate Driver = -5V to +15V, Turn-on $R_{G,EXT}=1.5\Omega,$ Turn-off $R_{G,EXT}=5\Omega$ Inductive Load, FWD: UJ3D1250K, $T_J=150^\circ C$		33		ns
Rise time	t_r			52		
Turn-off delay time	$t_{d(off)}$			127		
Fall time	t_f			15		
Turn-on energy	E_{ON}			1989		μJ
Turn-off energy	E_{OFF}			595		
Total switching energy	E_{TOTAL}			2584		

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_J = -55^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 2. Typical output characteristics at $T_J = 25^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 3. Typical output characteristics at $T_J = 175^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 4. Normalized on-resistance vs. temperature at $V_{GS} = 12\text{V}$ and $I_D = 100\text{A}$




Figure 5. Typical drain-source on-resistances at $V_{GS} = 12\text{V}$




Figure 6. Typical transfer characteristics at $V_{DS} = 5\text{V}$




Figure 7. Threshold voltage vs. junction temperature at $V_{DS} = 5\text{V}$ and $I_D = 10\text{mA}$




Figure 8. Typical gate charge at $V_{DS} = 800\text{V}$ and $I_D = 100\text{A}$




Figure 9. 3rd quadrant characteristics at $T_j = -55^\circ\text{C}$




Figure 10. 3rd quadrant characteristics at $T_j = 25^\circ\text{C}$




Figure 11. 3rd quadrant characteristics at $T_j = 175^\circ\text{C}$




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0\text{V}$




Figure 13. Typical capacitances at $f = 100\text{kHz}$ and $V_{GS} = 0\text{V}$




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance




Figure 17. Safe operation area at $T_C = 25^\circ\text{C}$, $D = 0$, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25^\circ\text{C}$




Figure 19. Clamped inductive switching turn-on energy vs. $R_{G,EXT,ON}$




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT,OFF}$




Figure 21. Clamped inductive switching energy vs. junction temperature at $V_{DS} = 800V$ and $I_D = 100A$




Figure 22. Reverse recovery charge Q_{rr} vs. junction temperature




Figure 23. Clamped inductive switching energy vs. drain current at $T_j = 25^\circ C$




Figure 24. Clamped inductive switching energy vs. junction temperature at $V_{DS} = 800V$ and $I_D = 100A$

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.


Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

PACKAGE OUTLINE



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.185	0.209	4.7	5.31
A1	0.087	0.102	2.21	2.59
A2	0.059	0.098	1.5	2.49
b	0.039	0.055	0.99	1.4
b2	0.065	0.094	1.65	2.39
c	0.015	0.035	0.38	0.89
D	0.819	0.845	20.8	21.46
D1	0.515	-	13.08	-
D2	0.02	0.053	0.51	1.35
E	0.61	0.64	15.49	16.26
e	0.100 BSC		2.54 BSC	
e1	0.19	0.21	4.83	5.33
E1	0.53	-	13.46	-
E2	0.14	0.16	3.56	4.06
L	0.78	0.8	19.81	20.32
L1	-	0.177	-	4.5
ϕP	0.14	0.144	3.56	3.66
$\phi P1$	0.278	0.291	7.06	7.39
Q	0.212	0.244	5.38	6.2
S	0.243 BSC		6.17 BSC	



PART MARKING

TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PART NUMBER

The logo for USiC, featuring a circular pattern of black dots to the left of the text "USiC" in a large, bold, black sans-serif font.
XYYWW LLL

PART NUMBER = REFER TO
DS_PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE : 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales