# onsemi

# Silicon Carbide (SiC) Cascode JFET - EliteSiC, Power N-Channel, TO247-3, 1200 V, 410 mohm

# UF3C120400K3S

## Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si super-junction devices. Available in the TO247-3 package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

## Features

- Typical On-resistance R<sub>DS(on),typ</sub> of 410 mΩ
- Maximum Operating Temperature of 175 °C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- ESD Protected, HBM Class 2
- AEC-Q101 Qualified and PPAP Capable
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

# **Typical Applications**


- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating


# DATA SHEET www.onsemi.com



TO247-3 CASE 340AK

#### MARKING DIAGRAM





#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

### MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V <sub>DS</sub>		1200	V
Gate-source Voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous Drain Current (Note 1)	Ι <sub>D</sub>	T <sub>C</sub> = 25 °C	7.6	А
		T <sub>C</sub> = 100 °C	5.9	А
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	T <sub>C</sub> = 25 °C	14	А
Single Pulsed Avalanche Energy (Note 3)	E <sub>AS</sub>	L = 15 mH, I <sub>AS</sub> = 1.25 A	11.7	mJ
Power Dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25 °C	100	W
Maximum Junction Temperature	T <sub>J,max</sub>		175	°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>		–55 to 175	°C
Max. Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	ΤL		250	°C

 I
 I
 I
 I

 Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
 If any of these limits are exceeded, device functionality may be affected.

 1.
 Limited by  $T_{J,max}$  Imited by  $T_{J,max}$  

 2.
 Pulse width  $t_p$  limited by  $T_{J,max}$  

 3.
 Starting  $T_J = 25 \ ^{\circ}C$ 

#### **THERMAL CHARACTERISTICS**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	1.2	1.5	°C/W

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = +25 °C unless otherwise specified)


Parameter	Symbol	mbol Test Conditions		Min	Тур	Max	Unit
TYPICAL PERFORMANCE – STATIC							
Drain-source Breakdown Voltage	BV <sub>DS</sub>	$V_{GS}$ = 0 V, $I_D$ = 1 mA		1200	-	-	V
Total Drain Leakage Current	I <sub>DSS</sub>	$V_{DS} = 1200 \text{ V}, V_{GS} = 0$	V, T <sub>J</sub> = 25 °C	-	0.4	60	μA
		V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 T <sub>J</sub> = 175 °C	V,	-	4	_	
Total Gate Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, \text{ T}_{J} = 25 \text{ °C}, V_{GS} = -20 \text{ V}/ +20 \text{ V}$		-	6	±20	μΑ
Drain-source On-resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 12 V, $I_{D}$ = 5 A	T <sub>J</sub> = 25 °C	-	410	515	mΩ
			T <sub>J</sub> = 125 °C	-	780	-	
			T <sub>J</sub> = 175 °C	-	1070	-	
Gate Threshold Voltage	V <sub>G(th)</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 mA		3	4.7	6	V
Gate Resistance	R <sub>G</sub>	f = 1 MHz, open drain		-	4.1	-	Ω
TYPICAL PERFORMANCE - REVERSE DIC	DDE	•					
Diode Continuous Forward Current (Note 4)	I <sub>S</sub>	T <sub>C</sub> = 25 °C		-	-	7.6	А
Diode Pulse Current (Note 5)	I <sub>S,pulse</sub>	T <sub>C</sub> = 25 °C		-	-	14	А
Forward Voltage	V <sub>FSD</sub>	$V_{GS}$ = 0 V, $I_S$ = 2 A, $T_J$ = 25 °C		-	1.5	1.75	V
		$V_{GS}$ = 0 V, I <sub>S</sub> = 2 A, T <sub>J</sub> = 175 °C		-	2.4	-	
Reverse Recovery Charge	Q <sub>rr</sub>	$ \begin{array}{c c} Q_{rr} & V_{DS} = 800 \text{ V}, \text{ I}_{S} = 5 \text{ A}, \text{ V}_{GS} = -5 \text{ V}, \\ \hline R_{G}  \text{EXT} = 10 \ \Omega, \ \text{di/dt} = 4000 \ \text{A/}\mu\text{s}, \\ \hline T_{J}  \overline{=} 25 \ ^{\circ}\text{C} \end{array} $		-	51	-	nC
Reverse Recovery Time	t <sub>rr</sub>			-	24	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	$ \begin{array}{l} V_{DS} = 800 \text{ V}, \text{ I}_{S} = 5 \text{ A}, \text{ V}_{GS} = -5 \text{ V}, \\ \text{ R}_{G \text{ EXT}} = 10 \ \Omega, \text{ di/dt} = 4000 \text{ A/}\mu\text{s}, \\ \text{ T}_{J} = 150 \ ^{\circ}\text{C} \end{array} $		-	52	-	nC
Reverse Recovery Time	t <sub>rr</sub>			-	24	-	ns

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 $^{\circ}$ C unless otherwise specified) (continued)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC		•				
Input Capacitance	C <sub>iss</sub>	$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$	-	740	-	pF
Output Capacitance	C <sub>oss</sub>	f = 100 kHz	-	27	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	2	-	
Effective Output Capacitance, Energy Related	C <sub>oss(er)</sub>	$V_{DS}$ = 0 V to 800 V, $V_{GS}$ = 0 V	-	17.5	_	pF
Effective Output Capacitance, Time Related	C <sub>oss(tr)</sub>		-	36	-	pF
Coss Stored Energy	E <sub>oss</sub>	$V_{DS}$ = 800 V, $V_{GS}$ = 0 V	-	5.6	-	Lμ
Total Gate Charge	Q <sub>G</sub>	$V_{DS} = 800 \text{ V}, \text{ I}_{D} = 5 \text{ A},$	-	27	-	nC
Gate-drain Charge	Q <sub>GD</sub>	$V_{GS} = -5 V$ to 15 V	-	6	-	
Gate-source Charge	Q <sub>GS</sub>		-	10	-	
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DS} = 800 \text{ V}, \text{ I}_{D} = 5 \text{ A},$	-	17	-	ns
Rise Time	t <sub>r</sub>	Gate Driver =-5 V to +15 V, Turn-on $R_{G,EXT} = 1 \Omega$ , Turn-off $R_{G,EXT} = 22 \Omega$ , Inductive Load, FWD: Same Device With	-	10	-	
Turn-off Delay Time	t <sub>d(off)</sub>		-	34	-	
Fall Time	t <sub>f</sub>		-	17	-	
Turn-on Energy	E <sub>ON</sub>	$V_{GS}$ = -5 V and $R_{G}$ = 10 $\Omega$ , T <sub>J</sub> = 25 °C	-	104	-	μJ
Turn-off Energy	E <sub>OFF</sub>		-	22	-	1
Total Switching Energy	E <sub>TOTAL</sub>		-	126	-	
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DS} = 800 \text{ V}, \text{ I}_{D} = 5 \text{ A},$	-	16	-	ns
Rise Time	t <sub>r</sub>	Gate Driver =–5 V to +15 V, Turn-on R <sub>G,EXT</sub> = 1 Ω,	-	9	-	
Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G,EXT} = 22 \Omega$ , Inductive Load.	-	34	-	
Fall Time	t <sub>f</sub>	FWD: Same Device With	-	18	-	
Turn-on Energy	E <sub>ON</sub>	$V_{GS} = -5 V$ and $R_G = 10 \Omega$ , $T_J = 150 \ ^{\circ}C$	-	91	-	μJ
Turn-off Energy	E <sub>OFF</sub>	1	-	23	-	
Total Switching Energy	E <sub>TOTAL</sub>	1	-	114	-	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Limited by T<sub>J,max</sub>
5. Pulse width t<sub>p</sub> limited by T<sub>J,max</sub>


## **TYPICAL PERFORMANCE DIAGRAMS**




#### TYPICAL PERFORMANCE DIAGRAMS (continued)



## TYPICAL PERFORMANCE DIAGRAMS (continued)



#### TYPICAL PERFORMANCE DIAGRAMS (continued)



# **APPLICATIONS INFORMATION**

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_g$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.


Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

## **ORDERING INFORMATION**

Part Number	Marking	Package	Shipping
UF3C120400K3S	UF3C120400K3S	TO247-3 (Pb-Free, Halogen Free)	600 / Tube

# nsem


**∲**Ø0.635 **∭** B A **∭** 



NOTE:

- 1. Dimensioning and tolerancing as per ASME Y14.5 2018
- 2. Controlling dimension : millimeters
- 3. Package Outline in compliance with JEDEC standard var. AD.
- 4. Dimensions D & E does not include mold flash.
- 5. ØP to have max draft angle of 1.7° to the top with max. hole diameter of 3.91mm.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



DATE 12 FEB 2025

5VNA	1	millimeters	5
SYM	MIN	NOM	MAX
А	4.70	5.03	5.3
A1	2.21	2.40	2.59
A2	1.50	2.03	2.59 2.49 1.40
b	0.99	1.20	1.40
b2	1.65	2.03	2.39
b4	2.59	3.00	3.43
-	0.00	<u> </u>	

b2	1.65	2.03	2.39		
b4	2.59	3.00	3.43		
С	0.38	0.60	0.89		
D	20.70	20.96	21.46		
D1	13.08	-	-		
D2	0.51	1.19	1.35		
E	15.49	15.90	16.26		
е		5.44 BSC			
E1	13.00	14.02	13.60		
E2	3.43	3.89	5.20		
L	19.62	20.27	20.32		
L1	-	-	4.50		
ØP	3.40	3.60	3.80		
ØP1	7.06	7.19	7.39		
Q	5.38	5.62	6.20		
S	6.15 BSC				
θ	3°				
θ1	20°				
θ2	10°				

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>