ON Semiconductor®

FDD6N50 / FDU6N50

N-Channel UniFET™ MOSFET

500 V, 6 A, 900 mΩ

Features

- $R_{DS(on)}$ = 900 mΩ (Max.) @ V_{GS} = 10 V, I_D = 3 A
- Low Gate Charge (Typ. 12.8 nC)
- Low C_{rss} (Typ. 9 pF)
- 100% Avalanche Tested
- Improved dv/dt Capability

Applications

- LCD/LED/PDP TV
- Lighting
- Uninterruptible Power Supply
- AC-DC Power Supply

Description

UniFET™ MOSFET is ON Semiconductor's high voltage MOSFET family based on planar stripe and DMOS technology. This MOSFET is tailored to reduce on-state resistance, and to provide better switching performance and higher avalanche energy strength. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.



D-PAK



I-PAK



Absolute Maximum Ratings T_C = 25°C unless otherwise noted.

Symbol	Parameter		FDD6N50TM / FDD6N50TM-WS / FDU6N50TU	Unit
V_{DSS}	Drain-Source Voltage		500	V
I_D	Drain Current	- Continuous (T_C = 25°C) - Continuous (T_C = 100°C)	6 3.8	A A
I_{DM}	Drain Current	- Pulsed (Note 1)	24	A
V_{GSS}	Gate-Source voltage		±30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	270	mJ
I_{AR}	Avalanche Current	(Note 1)	6	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	8.9	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P_D	Power Dissipation	(T_C = 25°C) - Derate Above 25°C	89 0.71	W W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T_L	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds		300	°C

Thermal Characteristics

Symbol	Parameter	FDD6N50TM / FDD6N50TM-WS / FDU6N50TU	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	1.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Max.	83	

October-2017,Rev. 3

Publication Order Number:
FDU6N50/D

Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FDD6N50TM	FDD6N50	DPAK	Tape and Reel	330 mm	16 mm	2500 units
FDD6N50TM-WS	FDD6N50S	DPAK	Tape and Reel	330 mm	16 mm	2500 units
FDU6N50TU	FDU6N50	IPAK	Tube	N/A	N/A	75 units

Electrical Characteristics T_C = 25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	500	--	--	V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	--		--	V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 500 V, V_{GS} = 0 V V_{DS} = 400 V, T_C = 125°C	-- --	--	1 10	μA μA
I_{GSSF}	Gate-Body Leakage Current, Forward	V_{GS} = 30 V, V_{DS} = 0 V	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	V_{GS} = -30 V, V_{DS} = 0 V	--	--	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	3.0	--	5.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	V_{GS} = 10 V, I_D = 3 A	--	0.76	0.9	Ω
g_{FS}	Forward Transconductance	V_{DS} = 40 V, I_D = 3 A	--	2.5	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz	--	720	940	pF
C_{oss}	Output Capacitance		--	95	190	pF
C_{rss}	Reverse Transfer Capacitance		--	9	13.5	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 250 V, I_D = 6 A, V_{GS} = 10 V, R_G = 25 Ω (Note 4)	--	6	20	ns
t_r	Turn-On Rise Time		--	55	120	ns
$t_{d(off)}$	Turn-Off Delay Time		--	25	60	ns
t_f	Turn-Off Fall Time		--	35	80	ns
Q_g	Total Gate Charge	V_{DS} = 400 V, I_D = 6 A, V_{GS} = 10 V (Note 4)	--	12.8	16.6	nC
Q_{gs}	Gate-Source Charge		--	3.7	--	nC
Q_{gd}	Gate-Drain Charge		--	5.8	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	6	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	24	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 6 A	--	--	1.4	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_S = 6 A, dI_F/dt =100 A/μs	--	275	--	ns
Q_{rr}	Reverse Recovery Charge		--	1.7	--	μC

Notes:

1. Repetitive rating: pulse-width limited by maximum junction temperature.
2. I_{AS} = 6 A, V_{DD} = 50 V, L=13.5 mH, R_G = 25 Ω, starting T_J = 25°C.
3. I_{SD} ≤ 6 A, di/dt ≤ 200 A/μs, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C.
4. Essentially independent of operating temperature typical characteristics.

Typical Performance Characteristics

Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. On-Resistance Variation vs. Temperature



Figure 9. Maximum Safe Operating Area



Figure 10. Maximum Drain Current vs. Case Temperature



Figure 11. Transient Thermal Response Curve





Figure 12. Gate Charge Test Circuit & Waveform



Figure 13. Resistive Switching Test Circuit & Waveforms



Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms



Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Mechanical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC TO-252, ISSUE C, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M−1994.
D) HEAT SINK TOP EDGE SHOULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
E) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.
F) DIMENSIONS ARE EXCLUSIVE OF BURSS, MOLD FLASH AND TIE BAR EXTRUSIONS.
G) LAND PATTERN RECOMENDATION IS BASED ON IPC7351A STD TO220P1003X238−3N.
H) DRAWING NUMBER AND REVISION: MKT−TO252A03REV8

Figure 16. TO252 (D-PAK), Molded, 3-Lead, Option AA&AB

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specif-ically the warranty therein, which covers ON Semiconductor products.

Mechanical Dimensions



Figure 17. TO-251 (I-PAK), Molded, 3-Lead, Option AA

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specif-ically the warranty therein, which covers ON Semiconductor products.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative