# MOSFET – Dual, N-Channel, Asymmetric, POWERTRENCH®, Power Stage

# **FDMS3664S**

#### **General Description**

This device includes two specialized N-Channel MOSFETs in a dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET™ (Q2) have been designed to provide optimal power efficiency.


#### **Features**

Q1: N-Channel

- Max  $R_{DS(on)} = 8 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 13 \text{ A}$
- Max  $R_{DS(on)} = 11 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 11 \text{ A}$  Q2: N-Channel
- Max  $R_{DS(on)} = 2.6 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 25 \text{ A}$
- Max  $R_{DS(on)} = 3.2 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 22 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing
- This Device is Pb-Free, Halide Free and is RoHS Compliant


# **Applications**

- Computing
- Communications
- General Purpose Point of Load
- Notebook VCORE



PQFN8 5 × 6, 1.27P (Power 56) CASE 483AJ

#### **MARKING DIAGRAM**




&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digit Lot Run Traceability Code

22CF10OD = Specific Device Code

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMS3664S	PQFN8 (Pb-Free,	3000 / Tape & Reel
	Halide Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

# $\textbf{MAXIMUM RATINGS} \ (T_A = 25^{\circ}C \ unless \ otherwise \ noted)$

Symbol		Parameter				Unit
V <sub>DS</sub>	Drain to Source Voltage			30	30	V
V <sub>DSt</sub>	Drain to Source Transient Voltage (t <sub>Transient</sub> < 100 ns)			33	33	V
$V_{GS}$	Gate to Source Vol	tage (Note 3)		±20	±12	V
I <sub>D</sub>	Drain Current	Continuous (Package limited)	T <sub>C</sub> = 25°C	30	60	Α
		Continuous (Silicon limited)	T <sub>C</sub> = 25°C	60	118	1
		Continuous	T <sub>A</sub> = 25°C	13 (Note 1a)	25 (Note 1b)	
		Pulsed	•	40	100	1
E <sub>AS</sub>	Single Pulse Avala	Single Pulse Avalanche Energy		33 (Note 4)	48 (Note 5)	mJ
P <sub>D</sub>	Power Dissipation for Single Operation $T_A = 25^{\circ}C$		2.2 (Note 1a)	2.5 (Note 1b)	W	
			T <sub>A</sub> = 25°C	1 (Note 1c)	1 (Note 1d)	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	57 (Note 1a)	50 (Note 1b)	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	125 (Note 1c)	120 (Note 1d)	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	2.9	2.3	

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test C	ondition	Туре	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$ $I_D = 1 \text{ mA}, V_{GS} = 0 $		Q1 Q2	30 30	_ _	_ _	V
$\frac{\Delta BV_{DSS}}{\Delta T_{,I}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , reference $I_D = 10 \text{ mA}$ , reference		Q1 Q2	- -	16 18	- -	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0$	V	Q1 Q2	- -	- -	1 500	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V		Q1 Q2	-	- -	100 100	nA
ON CHARA	ACTERISTICS							
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250$ $V_{GS} = V_{DS}, I_D = 1 \text{ m}$		Q1 Q2	1.1 1.1	1.9 1.6	2.7 2.2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$ , reference $I_D = 10 \text{ mA}$ , reference		Q1 Q2	- -	-6 -3	- -	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 11 \text{ V}$ $V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$	A	Q1	- - -	4 6 5.7	8 11 8.7	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 22 V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A	Α	Q2	- - -	2.0 2.5 2.9	2.6 3.2 4.5	
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 13 A V <sub>DS</sub> = 5 V, I <sub>D</sub> = 25 A		Q1 Q2	-	62 179	- -	S
OYNAMIC	CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0	V, f = 1 MHz	Q1 Q2	- -	1325 2515	1765 3345	pF
C <sub>oss</sub>	Output Capacitance	Q2: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		Q1 Q2	-	466 645	620 860	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	,,	Q1 Q2	- -	46 74	70 115	pF
$R_g$	Gate Resistance			Q1 Q2	0.2 0.2	0.6 0.9	2 3	Ω
SWITCHIN	G CHARACTERISTICS					•		•
t <sub>d(on)</sub>	Turn-On Delay Time	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 13 A	A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	- -	7.7 9.2	15 18	ns
t <sub>r</sub>	Rise Time	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	1 1	2.2 3.4	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			Q1 Q2	-	19 28	34 46	ns
t <sub>f</sub>	Fall Time			Q1 Q2	- -	1.8 2.4	10 10	ns
$Q_{g(TOT)}$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 13 A	Q1 Q2	-	21 37	29 52	nC
		V <sub>GS</sub> = 0 V to 4.5 V	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	Q1 Q2	-	9.5 17	13 24	nC
Q <sub>gs</sub>	Gate to Source Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 13 A	4	Q1 Q2	- -	3.9 5.9	_ _	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A		Q1 Q2	-	2.6 4	- -	nC

# ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit	
DRAIN-SO	DRAIN-SOURCE DIODE CHARACTERISTICS							
V <sub>SD</sub>	Source-Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 13 A (Note 2) V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	Q1 Q1		0.8 0.7	1.2 1.2	V	
		$V_{GS} = 0 \text{ V, } I_S = 25 \text{ A (Note 2)}$ $V_{GS} = 0 \text{ V, } I_S = 2 \text{ A (Note 2)}$	Q2 Q2	-	0.8 0.6	1.2 1.2		
t <sub>rr</sub>	Reverse Recovery Time	Q1: I <sub>F</sub> = 13 A, di/dt = 100 A/μs	Q1 Q2	-	26 24	42 38	ns	
Q <sub>rr</sub>	Reverse Recovery Charge	Q2:   I <sub>F</sub> = 25 A, di/dt = 300 A/μs	Q1 Q2	1 1	10 22	20 34	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R<sub>6,IA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R<sub>6,IC</sub> is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




a) 57°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



a) 125°C/W when mounted on a minimum pad of 2 oz copper.



b) 120°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width  $< 300 \mu s$ , Duty cycle < 2.0%.
- 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied with the negative Vgs
- 4.  $E_{AS}$  of 33 mJ is based on starting  $T_J$  = 25°C, N-ch: L = 1.9 mH,  $I_{AS}$  = 6 A,  $V_{DD}$  = 27 V,  $V_{GS}$  = 10 V. 100% test at L= 0.1 mH,  $I_{AS}$  = 16 A. 5.  $E_{AS}$  of 48 mJ is based on starting  $T_J$  = 25°C, N-ch: L = 0.6 mH,  $I_{AS}$  = 13 A,  $V_{DD}$  = 27 V,  $V_{GS}$  = 10 V. 100% test at L= 0.1 mH,  $I_{AS}$  = 23 A.

# TYPICAL CHARACTERISTICS (Q1 N-Channel)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (Q1 N-Channel) (continued)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability





Figure 11. Forward Bias Safe Operating Area



 $V_{\text{DS}},$  Drain to Source Voltage (V)  $\,$ 

Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q1 N-Channel) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

# TYPICAL CHARACTERISTICS (Q2 N-Channel)




Figure 14. On Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (Q2 N-Channel) (continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q2 N-Channel) (continued)




Figure 26. Junction-to-Ambient Transient Thermal Response Curve

# TYPICAL CHARACTERISTICS (continued)

# **SyncFET Schottky Body Diode Characteristics**

**onsemi**'s SyncFET process embeds a Schottky diode in parallel with POWERTRENCH MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS3664S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDMS3664S SyncFET Body Diode Reverse Recovery Characteristic




Figure 28. SyncFET Body Diode Reverse Leakage vs. Drain-Source Voltage

#### **APPLICATIONS INFORMATION**

#### **Switch Node Ringing Suppression**

**onsemi**'s Power Stage products incorporate a proprietary design\* that minimizes the peak overshoot, ringing voltage on the switch node (PHASE) without the need of any external snubbing components in a buck converter. As

shown in the Figure 29, the Power Stage solution rings significantly less than competitor solutions under the same set of test conditions.




Figure 29. Power Stage Phase Node Rising Edge, High Side Turn On

# \* Patent Pending




Figure 30. Shows the Power Stage in a Buck Converter Topology

# **Recommended PCB Layout Guidelines**

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Stage is a high power density solution and all high current flow paths, such as VIN (D1), PHASE (S1/D2) and GND (S2), should be short and wide

for better and stable current flow, heat radiation and system performance. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.




Figure 31. Recommended PCB Layout

Following is a guideline, not a requirement which the PCB designer should consider:

- 1. Input ceramic bypass capacitors C1 and C2 must be placed close to the D1 and S2 pins of Power Stage to help reduce parasitic inductance and high frequency conduction loss induced by switching operation. C1 and C2 show the bypass capacitors placed close to the part between D1 and S2. Input capacitors should be connected in parallel close to the part. Multiple input caps can be connected depending upon the application.
- 2. The PHASE copper trace serves two purposes; In addition to being the current path from the Power Stage package to the output inductor (L), it also serves as heat sink for the lower FET in the Power Stage package. The trace should be short and wide enough to present a low resistance path for the high current flow between the Power Stage and the inductor. This is done to minimize conduction losses and limit temperature rise. Please note that the PHASE node is a high voltage and high frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. The reference layout in Figure 31 shows a good balance between the thermal and electrical performance of Power Stage.
- 3. Output inductor location should be as close as possible to the Power Stage device for lower power loss due to copper trace resistance. A shorter and wider PHASE trace to the inductor reduces the conduction loss. Preferably the Power Stage should be directly in line (as shown in Figure 31) with the inductor for space savings and compactness.
- 4. The POWERTRENCH Technology MOSFETs used in the Power Stage are effective at minimizing phase node ringing. It allows the part to operate well within the breakdown voltage limits. This eliminates the need to have an external snubber circuit in most cases. If the designer chooses to use an RC snubber, it should be placed close to the part between the PHASE pad and S2 pins to dampen the high-frequency ringing.

- 5. The driver IC should be placed close to the Power Stage part with the shortest possible paths for the High Side gate and Low Side gates through a wide trace connection. This eliminates the effect of parasitic inductance and resistance between the driver and the MOSFET and turns the devices on and off as efficiently as possible. At higher–frequency operation this impedance can limit the gate current trying to charge the MOSFET input capacitance. This will result in slower rise and fall times and additional switching losses. Power Stage has both the gate pins on the same side of the package which allows for back mounting of the driver IC to the board. This provides a very compact path for the drive signals and improves efficiency of the part.
- 6. S2 pins should be connected to the GND plane with multiple vias for a low impedance grounding. Poor grounding can create a noise transient offset voltage level between S2 and driver ground. This could lead to faulty operation of the gate driver and MOSFET.
- 7. Use multiple vias on each copper area to interconnect top, inner and bottom layers to help smooth current flow and heat conduction. Vias should be relatively large, around 8 mils to 10 mils, and of reasonable inductance. Critical high frequency components such as ceramic bypass caps should be located close to the part and on the same side of the PCB. If not feasible, they should be connected from the backside via a network of low inductance vias.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SyncFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.








#### PQFN8 5X6, 1.27P (SAWN TYPE) CASE 483AJ


CASE 483AJ ISSUE A

**DATE 08 FEB 2021** 










# LAND PATTERN RECOMMENDATION

FOR SAWN / PUNCHED TYPE

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



// 0.10 C		
8X A		<u></u>
0.08 C		
	СŢ	A1 C
		SEATING PLANE
	<u>DETAIL 'A'</u>	FLANL
	(SCALE: 2X)	


DOCUMENT NUMBER:	98AON13659G	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


# PQFN8 5X6, 1.27P (PUNCHED TYPE)

CASE 483AJ ISSUE A

**DATE 08 FEB 2021** 



DIM	M	IILLIMET	ERS
	MIN.	NOM.	MAX.
Α	0.90	1.00	1.10
b	0.31	0.51	0.61
b1	0.21	0.31	0.41
С	0.15	0.25	0.35
D	4.90	5.00	5.10
D1	4.80	4.90	5.00
D2	2.80	3.06	3.16
D3	3.70	3.98	4.08
E	5.90	6.00	6.25
E1	5.70	5.80	5.90
E2	2.05	2.15	2.25
E3	0.25	0.33	0.45
E4	1.12	1.24	1.34
е	•	1.27 BSC	;
e1	;	3.81 BSC	;
e/2	(	0.635 BS	၁
e3	•	1.45 BSC	;
e4	•	1.36 BSC	;
k	0.61	0.66	0.71
k1	0.82	0.92	1.02
L	0.38	0.55	0.65
L1	0.35	0.45	0.55
L2	0.08	0.18	0.28
z	(	0.34 REF	
z1		0.28 REF	
Θ	0°	-	10°



**OPTION - B (PUNCHED TYPE)** 

- Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.

DOCUMENT NUMBER:	98AON13659G	Electronic versions are uncontrolled except when accessed directly from the Document Reported versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales