


# Extra-Small, High-Performance, High-Frequency DrMOS Module



WQFN40 6x6, 0.5P  
CASE 510BY

## FDMF6704

### General Description

The XS DrMOS family is onsemi's next-generation, fully optimized, ultra-compact, integrated MOSFET plus driver power stage solution for high current, high frequency synchronous buck DC-DC applications. The FDMF6704 XS DrMOS integrates a driver IC, two power MOSFETs, and a bootstrap Schottky diode into a thermally enhanced, ultra-compact 6 mm x 6 mm MLP package. With an integrated approach, the complete switching power stage is optimized with regards to driver and MOSFET dynamic performance, system inductance, and  $R_{DS(ON)}$ . This greatly reduces the package parasitics and layout challenges associated with conventional discrete solutions.


XS DrMOS uses onsemi's high performance POWERTRENCH<sup>®</sup> 5 MOSFET technology, which dramatically reduces ringing in synchronous buck converter applications. POWERTRENCH<sup>®</sup> 5 can eliminate the need for a snubber circuit in buck converter applications.

The driver IC incorporates advanced features such as SMOD for improved light load efficiency and a Tri-State PWM input for compatibility with a wide range of PWM controllers. A 5 V gate drive and an improved PCB interface optimized for a maximum low side FET exposed pad area, ensure higher performance. This product is compatible with the new Intel 6 mm x 6 mm DrMOS specification.

### Features

- Ultra-Compact Thermally Enhanced 6 mm x 6 mm MLP Package  
84% smaller than Conventional Discrete Solutions
- Synchronous Driver plus FET Multichip Module
- High Current Handling of 35 A
- Over 93% Peak Efficiency
- Tri-State PWM Input
- onsemi POWERTRENCH 5 Technology MOSFETs for Clean Voltage Waveforms and Reduced Ringing
- Optimized for High Switching Frequencies of up to 1 MHz
- Skip Mode SMOD (Low Side Gate Turn Off) Input
- onsemi SyncFET<sup>™</sup> (Integrated Schottky Diode) Technology in the Low Side MOSFET
- Integrated Bootstrap Schottky Diode
- Adaptive Gate Drive Timing for Shoot-Through Protection
- Driver Output Disable Function (DISB# Pin)
- Under-Voltage Lockout (UVLO)
- Low-Profile SMD Package
- This Device is Pb-Free, Halide Free and is RoHS Compliant

### MARKING DIAGRAM



- &Z = Assembly Plant Code
- &2 = Date Code
- &K = Lot Run Traceability Code
- FDMF6704\_1 = Specific Device Code

### ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.

### Benefits

- Ultra-Compact Size 6 mm x 6 mm MLP, 44% Space Saving Compared to Conventional MLP 8 mm x 8 mm DrMOS Packages
- Fully Optimized System Efficiency
- Clean Voltage Waveforms with Reduced Ringing
- High Frequency Operation
- Compatible with a Wide Variety of PWM Controllers in the Market

### Applications

- Compact Blade Servers V-Core, Non-V-Core and VTT DC-DC Converters
- Desktop Computers V-Core, Non-V-Core and VTT DC-DC Converters
- Workstations V-Core, Non-V-Core and VTT DC-DC Converters
- Gaming Motherboards V-Core, Non-V-Core and VTT DC-DC Converters
- Gaming Consoles
- High-Current DC-DC Point-of-Load (POL) Converters
- Networking and Telecom Microprocessor Voltage Regulators

POWER TRAIN APPLICATION CIRCUIT




Figure 1. Power Train Application Circuit

FUNCTIONAL BLOCK DIAGRAM





Figure 2. Functional Block Diagram

# FDMF6704

## PIN CONFIGURATION



Top View

Figure 3. Pin Configuration

### PIN DESCRIPTION

Pin #	Name	Description
1	SMOD#	When SMOD# = High, low side driver is the inverse of the PWM input. When SMOD# = Low, low side driver is disabled. This pin has no internal pullup or pulldown. It should not be left floating. Do not add noise filter cap.
2	VGIN	IC bias supply. Minimum 1 $\mu$ F ceramic capacitor is recommended from this pin to CGND.
3	VDRV	Power for low side driver. Minimum 1 $\mu$ F ceramic capacitor is recommended to be connected as close as possible from this pin to CGND.
4	BOOT	Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect bootstrap capacitor from this pin to PHASE.
5, 37, 41	CGND	IC ground. Ground return for driver IC.
6	GH	For manufacturing test only. This pin must be floated. Must not be connected to any pin.
7	PHASE	Switch node pin for easy bootstrap capacitor routing. Electrically shorted to VSWH pin.
8, 38	NC	No connect.
9-14, 42	VIN	Power input. Output stage supply voltage.
15, 29-35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.
16-28	PGND	Power ground. Output stage ground. Source pin of low side MOSFET(s).
36	GL	For manufacturing test only. This pin must be floated. Must not be connected to any pin.
39	DISB#	Output disable. When low, this pin disables FET switching (GH and GL are held low). This pin has no internal pullup or pulldown. It should not be left floating. Do not add noise filter cap.
40	PWM	PWM Signal Input. This pin accepts a Tri-state logic-level PWM signal from the controller. Do not add noise filter cap.

**ABSOLUTE MAXIMUM RATINGS**

Parameter		Min	Max	Units
VCIN, VDRV, DISB#, PWM, SMOD#, GL to CGND			6	V
VIN to PGND, CGND			27	V
BOOT, GH to VSWH, PHASE			6	V
BOOT, VSWH, PHASE, GH to GND			27	V
BOOT to VDRV			22	V
IO(AV) (Note 1)	VIN = 12 V, VO = 1.3 V	fsw = 350 kHz	35	A
		fsw = 1 MHz	32	A
IO(peak) (Note 1)			80	A
RθJPCB	Junction to PCB Thermal Resistance		3.75	°C/W
Operating and Storage Junction Temperature Range		-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. IO(AV) and IO(peak) are measured in **onsemi** evaluation board. These ratings can be changed with different application setting.

**RECOMMENDED OPERATING RANGE**

Symbol	Parameter	Min	Typ	Max	Units
VCIN	Control Circuit Supply Voltage	4.5	5	5.5	V
VIN	Output Stage Supply Voltage	3 (Note 2)	12	14	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. May be operated at lower input voltage. See Figure 10.

DISCONTINUED

THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN

PLEASE CONTACT YOUR onsemi REPRESENTATIVE FOR INFORMATION

# FDMF6704

## ELECTRICAL CHARACTERISTICS ( $V_{IN} = 12\text{ V}$ , $T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Operating Quiescent Current	IQ	PWM = GND			2	mA
		PWM = $V_{CIN}$			2	

### VCIN UVLO

UVLO Threshold			3.0	3.2	3.4	V
UVLO COMP Hysteresis				0.2		V

### PWM Input

Sink Impedance				10		k $\Omega$
Source Impedance				10		k $\Omega$
Tri-State Rising Threshold		$V_{CIN} = 5\text{ V}$	3.2	3.4	3.6	V
Hysteresis				100		mV
Tri-State Falling Threshold		$V_{CIN} = 5\text{ V}$	1.2	1.4	1.6	V
Hysteresis				100		mV
Tri-State Pin Open				2.5		V
Tri-State Shut Off Time				100		ns

### SMOD# and DISB# Input

High Level Input Voltage			2			V
Low Level Input Voltage					0.8	V
Input Bias Current			-2		2	$\mu\text{A}$
Propagation Delay Time		PWM = GND, delay between SMOD# or DISB# from High to Low to GL from High to Low.		15		ns

### High Side Driver

Rise Time		10 % to 90 %		25		ns
Fall Time		90 % to 10 %		20		ns
Deadband Time	$t_{DTHH}$	GL going Low to GH going High, 10% to 10%		25		ns
Propagation Delay	$t_{PDHL}$	PMW going Low to GH going Low		10		ns

### Low Side Driver

Rise Time		10 % to 90 %		25		ns
Fall Time		90 % to 10 %		20		ns
Deadband Time	$t_{DTLH}$	VSWH going Low to GL going High, 10% to 10%		20		ns
Propagation Delay	$t_{PDLL}$	PWM going High to GL going Low		10		ns

### 250 ns Time Out Circuit

250 ns Time Delay		Delay between GH from High to Low and GL from Low to High.		250		ns
-------------------	--	--	--	-----	--	----

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## DESCRIPTION OF OPERATION

**Circuit Description**

The FDMF6704 is a driver plus FET module optimized for synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1 MHz.

**PWM**

When the PWM input goes high, the high side MOSFET turns on. When it goes low, the low side MOSFET turns on. When it is open, both the low side and high side MOSFET will turn off.

The DISB# input is combined with the PWM signal to control the driver output. In a typical multiphase design, DISB# will be a shared signal used to turn on all phases. The individual PWM signals from the controller will be used to dynamically enable or disable individual phases.

**Low-Side Driver**

The low-side driver (GL) is designed to drive a ground referenced low  $R_{DS(ON)}$  N-channel MOSFET. The bias for GL is internally connected between VDRV and CGND. When the driver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is disabled (DISB# = 0 V), GL is held low.

**High-Side Driver**

The high-side driver (GH) is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit, consisting of the internal diode and external bootstrap capacitor ( $C_{BOOT}$ ). During start-up, VSWH is held at PGND, allowing  $C_{BOOT}$  to charge to  $V_{DRV}$  through the internal diode. When the PWM input goes high, GH will begin to charge the high-side MOSFET's gate (Q1). During this transition, charge is removed from  $C_{BOOT}$  and delivered to Q1's gate. As Q1 turns on, VSWH rises to  $V_{IN}$ , forcing the BOOT pin to  $V_{IN} + V_{C(BOOT)}$ , which provides sufficient VGS enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to VSWH.  $C_{BOOT}$  is then recharged to VDRV when VSWH falls to PGND. GH output is in phase with the PWM input. When the driver is disabled, the high-side gate is held low.

**SMOD**

The SMOD (Skip Mode) function allows for higher converter efficiency under light load conditions. During SMOD, the LS FET is disabled and it prevents discharging of output caps. When the SMOD# pin is pulled high, the sync buck converter will work in synchronous mode. When the SMOD# pin is pulled low, the LS FET is turned off. The SMOD function does not have internal current sensing. This SMOD# pin is connected to a PWM controller which enables or disables the SMOD automatically when the controller detects light load condition. Normally this pin is Active Low.

**Adaptive Gate Drive Circuit**

The driver IC embodies an advanced design that ensures minimum MOSFET dead-time while eliminating potential shoot-through (cross-conduction) currents. It senses the state of the MOSFETs and adjusts the gate drive, adaptively, to ensure they do not conduct simultaneously. Refer to Figure 4 for the relevant timing waveforms.

To prevent overlap during the low-to-high switching transition (Q2 OFF to Q1 ON), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes high, Q2 will begin to turn off after some propagation delay ( $t_{PDL}$ ). Once the GL pin is discharged below 1 V, Q1 begins to turn on after adaptive delay  $t_{DTHH}$ .

To preclude overlap during the high-to-low transition (Q1 OFF to Q2 ON), the adaptive circuitry monitors the voltage at the VSWH pin. When the PWM signal goes low, Q1 will begin to turn off after some propagation delay ( $t_{PDHL}$ ). Once the VSWH pin falls below 1 V, Q2 begins to turn on after adaptive delay  $t_{DTLH}$ .

Additionally,  $V_{GS}$  of Q1 is monitored. When  $V_{GS(Q1)}$  is discharged low, a secondary adaptive delay is initiated, which results in Q2 being driven on after 250 ns, regardless of VSWH state. This function is implemented to ensure  $C_{BOOT}$  is recharged each switching cycle, particularly for cases where the power convertor is sinking current and VSWH voltage does not fall below the 1 V adaptive threshold. The 250 ns secondary delay is longer than  $t_{DTLH}$ .

# FDMF6704




Figure 4. Timing Diagram

## Switch Node Ringing Suppression

onsemi's DrMOS products have proprietary feature (Patent Pending) that minimizes the peak overshoot and ringing voltage on the switch node (VSWH) output, without the need of external snubbers. The following pictures show

the waveforms of an FDMF6704 DrMOS part and a competitor's part tested without snubbing. The tests were done in the same test circuit, under the same operating conditions.




Figure 5. FDMF6704




Figure 6. Competitor Part

TYPICAL CHARACTERISTICS

( $V_{IN} = 12\text{ V}$ ,  $V_{CIN} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  unless otherwise noted.)




Figure 7. Safe Operating Area




Figure 8. Module Power Loss vs. Output Current




Figure 9. Power Loss vs. Switching Frequency




Figure 10. Power Loss vs. Input Voltage




Figure 11. Power Loss vs. Driver Supply Voltage






Figure 12. Power Loss vs. Output Voltage




**TYPICAL CHARACTERISTICS** (continued)  
 ( $V_{IN} = 12\text{ V}$ ,  $V_{CIN} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  unless otherwise noted.)




**Figure 13. Power Loss vs. Output Inductance**




**Figure 14. Driver Supply Current vs. Frequency**




**Figure 15. Driver Supply Current vs. Driver Supply Voltage**



**Figure 16. Driver Supply Current vs. Temperature**




**Figure 17. PWM Tri-state Threshold Voltage vs. Driver Supply Voltage**




**Figure 18. PWM Tri-state Threshold Voltage vs. Temperature**

**TYPICAL CHARACTERISTICS** (continued)


( $V_{IN} = 12\text{ V}$ ,  $V_{CIN} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  unless otherwise noted.)




**Figure 19. SMOD# Threshold Voltage vs. Driver Supply Voltage**



**Figure 20. SMOD# Threshold Voltage vs. Temperature**



**Figure 21. DISB# Threshold vs. Driver Supply Voltage**



**Figure 22. DISB# Threshold Voltage vs. Temperature**

**APPLICATION INFORMATION**

**Supply Capacitor Selection**

For the supply input ( $V_{CIN}$ ) of the FDMF6704, a local ceramic bypass capacitor is recommended to reduce the noise and to supply the peak current. Use at least a  $1\ \mu\text{F}$ , X7R or X5R capacitor. Keep this capacitor close to the FDMF6704  $V_{CIN}$  and  $\text{PGND}$  pins.

**Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor ( $C_{BOOT}$ ), as shown in Figure 23. A bootstrap capacitance of  $100\ \text{nF}$ , X7R or X5R capacitor is adequate. A series

bootstrap resistor would be needed for specific application in order to improve switching noise immunity.

**$V_{CIN}$  Filter**

The  $V_{DRV}$  pin provides power to the gate drive of the high side and low side power FET. In most cases, it can be connected directly to  $V_{CIN}$ , the pin that provides power to the logic section of the driver. For additional noise immunity, an RC filter can be inserted between  $V_{DRV}$  and  $V_{CIN}$ . Recommended values would be  $10\ \Omega$  and  $1\ \mu\text{F}$ .

# FDMF6704

## TYPICAL APPLICATION




Figure 23. Typical Application

**Power Loss and Efficiency Measurement and Calculation**

Refer to Figure 24 for power loss testing method. Power loss calculations are:

$$P_{IN} = (V_{IN} \times I_{IN}) + (V_{5V} \times I_{5V}) \text{ (W)} \quad \text{(eq. 1)}$$

$$P_{SW} = V_{SW} \times I_{OUT} \text{ (W)} \quad \text{(eq. 2)}$$

$$P_{OUT} = V_{OUT} \times I_{OUT} \text{ (W)} \quad \text{(eq. 3)}$$

$$P_{LOSS\_MODULE} = P_{IN} - P_{SW} \text{ (W)} \quad \text{(eq. 4)}$$

$$P_{LOSS\_BOARD} = P_{IN} - P_{OUT} \text{ (W)} \quad \text{(eq. 5)}$$

$$EFF_{MODULE} = 100 \times P_{SW}/P_{IN} \text{ (\%)} \quad \text{(eq. 6)}$$

$$EFF_{BOARD} = 100 \times P_{OUT}/P_{IN} \text{ (\%)} \quad \text{(eq. 7)}$$




Figure 24. Power Loss Measurement Block Diagram

**PCB LAYOUT GUIDELINE**

Figure 25 shows a proper layout example of FDMF6704 and critical parts. All of high current flow path, such as VIN, VSWH, VOUT and GND copper, should be short and wide for better and stable current flow, heat radiation and system performance.

Following is a guideline which the PCB designer should consider:

1. Input ceramic bypass capacitors must be close to VIN and PGND pin of FDMF6704 to help reduce the input current ripple component induced by switching operation.
2. The VSWH copper trace serves two purposes. In addition to being the high frequency current path from the DrMOS package to the output inductor, it also serves as heatsink for the lower FET in the DrMOS package. The trace should be short and wide enough to present a low impedance path for the high frequency, high current flow between the DrMOS and inductor in order to minimize losses and temperature rise. Please note that the VSWH node is a high voltage and high frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Additionally, since this copper trace also acts as heatsink for the lower FET, tradeoff must be made to use the largest area possible to improve DrMOS cooling while maintaining acceptable noise emission.
3. Output inductor location should be as close as possible to the FDMF6704 for lower power loss due

to copper trace. Care should be taken so that inductor dissipation does not heat the DrMOS.

4. The POWER TRENCH 5 MOSFETs used in the output stage are very effective at minimizing ringing. In most cases, no snubber will be required. If a snubber is used, it should be placed near the FDMF6704. The resistor and capacitor need to be of proper size for the power dissipation.
5. Place ceramic bypass capacitor and BOOT capacitor as close as possible to the VCIN and BOOT pins of the FDMF6704 to ensure clean and stable power. Routing width and length should be considered as well.
6. Include a trace from PHASE to VSWH in order to improve noise margin. Keep trace as short as possible.
7. The layout should include the option to insert a small value series boot resistor between boot cap and BOOT pin. The boot loop size, including RBOOT and CBOOT, should be as small as possible. The boot resistor is normally not required, but is effective at improving noise operating margin in multi phase designs that may have noise issues due to ground bounce and high negative VSWH ringing. The VIN and PGND pins handle large current transients with frequency components above 100 MHz. If possible, these package pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is discouraged

## FDMF6704

since this will add inductance to the power path. This added inductance in series with the PGND pin will degrade system noise immunity by increasing negative VSWH ringing.

8. CGND pad and PGND pins should be connected by plane GND copper with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to fault operation of gate driver and MOSFET.
9. Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to PGND capacitor. This may lead to excess current flow through the BOOT diode.
10. SMOD#, DISB# and PWM pins don't have internal pull up or pull down resistors. They should not be left floating. These pins should not have any noise filter caps.
11. Use multiple vias on each copper area to interconnect top, inner and bottom layers to help smooth current flow and heat conduction. Vias should be relatively large and of reasonable inductance. Critical high frequency components such as  $R_{BOOT}$ ,  $C_{BOOT}$ , the RC snubber and bypass caps should be located close to the DrMOS module and on the same side of the PCB as the module. If not feasible, they should be connected from the backside via a network of low inductance vias.




Figure 25. Typical PCB Layout Example

### ORDERING INFORMATION

Part Number	Top Marking	Temperature Range	Package	Shipping <sup>†</sup>
FDMF6704	FDMF6704_1	-55°C to 150°C	WQFN40 6x6, 0.5P, 40 Pin, 3 DAP, MLP 6x6 mm (Pb-Free, Halide Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Intel and the Intel logo are trademarks of Intel Corporation or its subsidiaries.

POWERTRENCH is a registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)