

ON Semiconductor®

FDD26AN06A0-F085

N-Channel PowerTrench[®] MOSFET 60V, 36A, 26m Ω

Features

- $r_{DS(ON)} = 20m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 36A$
- $Q_q(tot) = 13nC (Typ.), V_{GS} = 10V$
- · Low Miller Charge
- Low Q_{RR} Body Diode
- · UIS Capability (Single Pulse and Repetitive Pulse)
- · Qualified to AEC Q101
- · RoHS Compliant


Applications

- Motor / Jay Load \ ntr
- AB Sys is

Power in It ragement

- i. octic Systems
 - DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
 Primary Switch for 12V and 24V systems







MC FF Maximum Parings 7c = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltar,e	60	V
V _{GS}	Gate to Source Voltage	±20	V
112	Drain Current		
	Continuous (T _C = 25°C, V _{GS} = 10V)	36	Α
I_D	Continuous (T _C = 100°C, V _{GS} = 10V)	25	Α
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 52^{\circ}C/W$)	7	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	35	mJ
D	Power dissipation	75	W
P_{D}	Derate above 25°C	0.5	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD26AN06A0	FDD26AN06A0-F085	TO-252AA	330mm	16mm	2500 units

Electrical Characteristics T_C = 25°C unless otherwise noted

Symbol	Parameter	Test Cond	ditions	Min	Тур	Max	Units
Off Chara	acteristics						
B _{VDSS}	Drain to Source Breakdown Voltage	I _D = 250μA, V _{GS} =	= 0V	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 50V		-	-	1	
		$V_{GS} = 0V$	T _C = 150°C	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V		-	-	±100	nA

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	<u> </u>	4	V
r _{DS(ON)}	Drain to Source On Resistance	$I_D = 36A, V_{GS} = 10V$ $I_D = 36A, V_{GS} = 10V,$ $T_1 = 175^{\circ}C$	0. 70	0.026	Ω

Dynamic Characteristics

C _{ISS}	Input Capacitance	V 2 1 V = 0		800	-	pF
C _{OSS}	Output Capacitance	$V_{Dc} = 0$, $V_{c} = 0$)	155		pF
C _{RSS}	Reverse Transfer Capacitance	2	-6	55		pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} V to 10V		13	17	nC
$Q_{g(TH)}$	Threshold Gate Charge	' _{GS} = ∪√ to 2' : V _{DD} = 30V	-2	1.7	2.2	nC
Q_{gs}	Gate to Source Gate C	I _D = 36A		4.3	-	nC
Q_{gs2}	Gate Charge Thresho to Pla 1u	g = 1.0mA	, O	2.6	-	nC
Q_{gd}	Gate to Drain r" arge	014. 2 , 16,	-	4.6	-	nC


Switching Characte stics V_{GS} = 10V

ton Ti 1-On Time	-	-	123	ns
t _{d(ON)} Turn-on De y Time	ı	9	ı	ns
t_r $V_{DD} = 30V$, $I_D = 36A$	1	72	-	ns
$t_{d(s)}$ Tu. Off Deray I me $V_{GS} = 10V$, $R_{GS} = 25\Omega$	ı	23	ı	ns
t _f Fall Time	-	35	-	ns
t _{OFF} Turn Off Time	-	-	88	ns

Drain-Source Diode Characteristics

VSD	Source to Drain Diode Voltage	I _{SD} = 36A	1	1	1.25	V
		I _{SD} = 18A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 36A$, $dI_{SD}/dt = 100A/\mu s$	-	-	43	ns
Q_{RR}	Reverse Recovered Charge	$I_{SD} = 36A$, $dI_{SD}/dt = 100A/\mu s$	-	-	50	nC

Notes: 1: Starting T_J = 25°C, L = 83 μ H, I_{AS} = 29A, V_{DD} = 54V, V_{GS} = 10V.



150




Figure 1. Normalized Power Dissipation vs Case Temperature

T_C, CASE TEMPERATURE (°C)

100

0

25

Figure 2. Maxim n C ntining us Drain Current vs
Ca Te grature




Figure 3 Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability




Figure 5. Forward Bias Safe Operating Area

10 V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

T_C = 25°C





Figure F Unc mp 11 auctive Switching `ap...ility



Fi ure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Typical Characteristics T_C = 25°C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature





Figure 12. orn ized Prain to Source Breakdor i Vol. ie inction Temperature



gure 3. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

Test Circuits and Waveforms






Figure 15. Unclamped Energy Test Circuit



Figu. 16 Uncl nped Fnergy Waveforms



ure 17. Care Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM}, and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an Therefore the application's ambient application. temperature, T_A (°C), and thermal resistance $R_{\theta,JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications are viden, are duty cycle and the transient therr I response to the part. the board and the environment the are in

Fairchild provider Perr. I info nation to assist the designer's preli mary app. ... evaluation. Figure 21 defines the PAJA are levice as a function of the top copper (com, nent sid area This is for a horizontally por one. R- hoard with 15z copper after 1000 seconds of pady so e pover with no air flow. This graph provides the in ressal information for calculation of the stoody state junctic .emperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice the mal model or manually utilizing the normalized maxim im transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\Theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared



AREA, TO' JPPEL REA in sm2)

MENDED FORMATION
TO RINFORMATION vs Mounting



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative