PFC/PWM Controller Combination

FAN4800AS/CS/01S/2S

Description

The highly integrated FAN4800AS/CS/01S/02S parts are specially designed for power supplies that consist of boost PFC and PWM. They require very few external components to achieve versatile protections / compensation. They are available in 16−pin DIP and SOP packages.

The PWM can be used in either current or voltage mode. In voltage mode, feed−forward from the PFC output bus can reduce the secondary output ripple.

Compared with older productions, ML4800 and FAN4800, FAN4800AS/CS/01S/02S have lower operation current that saves power consumption in external devices. FAN4800AS/CS/01S/02S have accurate 49.9% maximum duty of PWM that makes the hold−up time longer. Brownout protection and PFC soft−start functions available in this series are not available in ML4800 and FAN4800.

To evaluate FAN4800AS/CS/01S/02S for replacing existing FAN4800 and ML4800 boards, five things must be completed before the fine−tuning procedure:

- 1. Change R_{AC} resister from the old value to a higher resister: between 6 M Ω to 8 M Ω .
- 2. Change RT/CT pin from the existing values to $R_T = 6.8$ kW and C_T = 1000 pF to have f_{PFC} = 64 kHz and f_{PWM} = 64 kHz.
- 3. The VRMS pin needs to be 1.224 V at $V_{IN} = 85$ V_{AC} for universal input application from line input from 85 V_{AC} to 270 V_{AC}.
- 4. At full load, the average V_{VEA} needs to be ~4.5 V and the ripple of V_{VEA} needs to be less than 400 mV.
- 5. For the Soft−Start pin, the soft−start current has been reduced to half the FAN4800 capacitor.

There are two differences from FAN4800A/C/01/02 to FAN4800AS/CS/01S/02S:

- 1. Under−voltage protection debounce time is extended to one second.
- 2. PWM gate clamp voltage is raised to 19 V.

Features

- Pin−to−Pin Compatible with ML4800 and FAN4800 and CM6800 and CM6800A
- PWM Configurable for Current Mode or Feedforward Voltage−Mode Operation
- Internally Synchronized Leading−Edge PFC and Trailing−Edge PWM in One IC
- Low Operating Current
- Innovative Switching*−*Charge Multiplier Divider
- Average−Current Mode for Input−Current Shaping
- PFC Over−Voltage and Under−Voltage Protections

SOIC−16 CASE 751BG

PDIP−16 CASE 648−08

MARKING DIAGRAM

ORDERING INFORMATION

See detailed ordering and shipping information on page [16](#page-15-0) of this data sheet.

- PFC Feedback Open−Loop Protection
- Cycle−by−Cycle Current Limiting for PFC/PWM
- Power−on Sequence Control and Soft−Start
- Brownout Protection
- Interleaved PFC/PWM Switching
- Improved Efficiency at Light Load
- $f_{RTCT} = 4 \cdot f_{PFC} = 4 \cdot f_{PWM}$ for FAN4800AS/01S
- $f_{RTCT} = 4 \cdot f_{PFC} = 2 \cdot f_{PWM}$ for FAN4800CS/02S
- These are Pb−Free Devices

Applications

- Desktop PC Power Supply
- Internet Server Power Supply
- LCD TV, Monitor Power Supply
- UPS
- Battery Charger
- DC Motor Power Supply
- Monitor Power Supply
- Telecom System Power Supply
- Distributed Power

Related Resources

• AN−8027 − [FAN480X PFC+PWM Combi](https://www.onsemi.com/pub/Collateral/AN-8027.pdf)[nation Controller Application](https://www.onsemi.com/pub/Collateral/AN-8027.pdf)

Application Diagram

Figure 1. Typical Application, Current Mode

Application Diagram

Figure 2. Typical Application, Voltage Mode

Block Diagram

Pin Configuration

Table 1. PIN DEFINITIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. All voltage values, except differential voltages, are given with respect to GND pin.

2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Table 3. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{DD} = 15 V, T_A = 25°C, T_A = T_J, R_T = 6.8 kΩ, and C_T = 1000 pF)

Table [4.](#page-6-0) ELECTRICAL CHARACTERISTICS (continued)

(Unless otherwise noted, V_{DD} = 15 V, T_A = 25°C, T_A = T_J, R_T = 6.8 k Ω , and C_T = 1000 pF)

Table [4.](#page-6-0) ELECTRICAL CHARACTERISTICS (continued)

(Unless otherwise noted, V_{DD} = 15 V, T_A = 25°C, T_A = T_J, R_T = 6.8 k Ω , and C_T = 1000 pF)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. This parameter, although guaranteed by design, is not 100% production tested.

4. This GAIN is the maximum gain of modulation with a given V_{RMS} voltage when V_{VEA} is saturated to HIGH.
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, un performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

Functional Description

The FAN4800AS/CS/01S/02S consist of an average current controlled, continuous−boost, Power Factor Correction (PFC) front−end and a synchronized Pulse Width Modulator (PWM) back−end. The PWM can be used in current or voltage mode. In voltage mode, feedforward from the PFC output bus can help improve the line regulation of PWM. In either mode, the PWM stage uses conventional trailing−edge, duty−cycle modulation. This proprietary leading / trailing edge modulation results in a higher usable PFC error amplifier bandwidth and can significantly reduce the size of the PFC DC bus capacitor.

The synchronization of the PWM with the PFC simplifies the PWM compensation due to the controlled ripple on the PFC output capacitor (the PWM input capacitor).

In addition to power factor correction, a number of protection features are built into this series. They include soft−start, PFC over−voltage protection, peak current limiting, brownout protection, duty cycle limiting, and under−voltage lockout (UVLO).

Gain Modulator

The gain modulator is the heart of the PFC, as the circuit block controls the response of the current loop to line voltage waveform and frequency, RMS line voltage, and PFC output voltages. There are three inputs to the gain modulator:

- 1. A current representing the instantaneous input voltage (amplitude and wave shape) to the PFC. The rectified AC input sine wave is converted to a proportional current via a resistor and is fed into the gain modulator at IAC. Sampling current in this way minimizes ground noise, required in high−power, switching−power conversion environments. The gain modulator responds linearly to this current.
- 2. A voltage proportional to the long−term RMS AC line voltage, derived from the rectified line voltage after scaling and filtering. This signal is presented to the gain modulator at VRMS. The output of the gain modulator is inversely proportional to VRMS (except at unusually low values of VRMS, where special gain contouring takes over to limit power dissipation of the circuit components under brownout conditions).
- 3. The output of the voltage error amplifier, V_{EA} . The gain modulator responds linearly to variations in V_{VEA}.

The output of the gain modulator is a current signal, in the form of a full wave rectified sinusoid at twice the line frequency. This current is applied to the virtual ground (negative) input of the current error amplifier. In this way, the gain modulator forms the reference for the current error loop and ultimately controls the instantaneous current draw of the PFC from the power line. The general form of the output of the gain modulator is:

$$
I_{\text{GAINMOD}} = \frac{I_{AC} \times (V_{EA} - 0.7)}{VRMS^2}
$$
 (eq. 1)

Note that the output current of the gain modulator is limited around 159 μ A and the maximum output voltage of the gain modulator is limited to 159 μ A x 5.7 k = 0.906 V. This 0.906 V also determines the maximum input power. However, IGAINMOD cannot be measured directly from ISENSE. $I_{\text{SENSE}} = I_{\text{GANMOD}} - I_{\text{OFFSET}}$ and I_{OFFSET} can only be measured when V_{VEA} is less than 0.5 V and I_{GAINMOD} is 0 A. Typical I_{OFFSET} is around 31 μ A ~ 48 μ A.

Selecting RAC for the IAC Pin

The IAC pin is the input of the gain modulator and also a current mirror input that requires current input. Selecting a proper resistor, R_{AC}, provides a good sine wave current derived from the line voltage and helps program the maximum input power and minimum input line voltage. R_{AC} = V_{IN} peak x 56 k Ω . For example, if the minimum line voltage is 75 V_{AC} , the R_{AC}=75 x 1.414 x 56 k Ω = 6 M Ω .

Current Amplifier Error, IEA

The current error amplifier's output controls the PFC duty cycle to keep the average current through the boost inductor a linear function of the line voltage. At the inverting input to the current error amplifier, the output current of the gain modulator is summed with a current, which results in a negative voltage being impressed upon the ISENSE pin.

The negative voltage on ISENSE represents the sum of all currents flowing in the PFC circuit and is typically derived from a current−sense resistor in series with the negative terminal of the input bridge rectifier.

The inverting input of the current error amplifier is a virtual ground. Given this fact, and the arrangement of the duty cycle modulator polarities internal to the PFC, an increase in positive current from the gain modulator causes the output stage to increase its duty cycle until the voltage on ISENSE is adequately negative to cancel this increased current. Similarly, if the gain modulator's output decreases, the output duty cycle decreases to achieve a less negative voltage on the ISENSE pin.

PFC Cycle−By−Cycle Current Limiter

In addition to being a part of the current feedback loop, the ISENSE pin is a direct input to the cycle−by−cycle current limiter for the PFC section. If the input voltage at this pin is less than −1.15 V, the output of the PFC is disabled until the protection flip−flop is reset by the clock pulse at the start of the next PFC power cycle.

տe next Pr∪ pow
TriFault Detect™

To improve power supply reliability, reduce system component count, and simplify compliance to UL1950 safety standards; the FAN4800AS/CS/01S/02S includes TriFault Detect technology. This feature monitors FBPFC for certain PFC fault conditions.

In a feedback path failure, the output of the PFC could exceed safe operating limits. With such a failure, FBPFC exceeds its normal operating area. Should FBPFC go too

low, too high, or open; TriFault Detect senses the error and terminates the PFC output drive.

TriFault Detect is an entirely internal circuit. It requires no external components to serve its protective function.

PFC Over−Voltage Protection

In the FAN4800AS/CS/01S/02S, the PFC OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load changes suddenly. A resistor divider from the high−voltage DC output of the PFC is fed to FBPFC. When the voltage on FBPFC exceeds 2.75 V, the PFC output driver is shut down. The PWM section continues to operate. The OVP comparator has 250 mV of hysteresis and the PFC does not restart until the voltage at FBPFC drops below 2.5 V. V_{DD} OVP can also serve as a redundant PFC OVP protection. V_{DD} OVP threshold is 28 V with 1 V hysteresis.

Selecting PFC Rsense

R_{sense} is the sensing resistor of the PFC boost converter. During the steady state, line input current x R_{sense} equals I_{GAINMOD} x 5.7 k Ω .

At full load, the average V_{VEA} needs to around 4.5 V and ripple on the VEA pin needs to be less than 400 mV. Choose the resistance of the sensing resistor:

$$
R_{\text{SENSE}} = \frac{(4.5 - 0.7) \times 5.7 \text{ k}\Omega \times \text{IAC} \times \text{Gain} \times V_{\text{IN}} \times \sqrt{2}}{2 \times (5.6 - 0.7) \times \text{Line_Input_Power}} \text{ (eq. 2)}
$$

where 5.6 is V_{VEA} maximum output voltage.

PFC Soft−Start

PFC startup is controlled by V_{VEA} level. Before the FBPFC voltage reaches 2.4 V, the V_{VEA} level is around 2.8 V. At 90 V_{AC}, the PFC soft–start time is 90 ms.

PFC Brownout

The AC UVP comparator monitors the AC input voltage. The PFC is disabled as AC input lowers, causing VRMS to be less than 1.05 V.

Error Amplifier Compensation

The PWM loading of the PFC can be modeled as a negative resistor because an increase in the input voltage to the PWM causes a decrease in the input current. This response dictates the proper compensation of the two transconductance error amplifiers. Figure 24 shows the types of compensation networks most commonly used for the voltage and current error amplifiers, along with their respective return points. The current−loop compensation is returned to VREF to produce a soft−start characteristic on the PFC. As the reference voltage increases from 0 V, it creates a differentiated voltage on IEA, which prevents the PFC from immediately demanding a full duty cycle on its boost converter. Complete design is discussed in application note AN−6078SC.

There is an RC filter between R_{sense} and ISENSE pin. There are two reasons to add a filter at the ISENSE pin:

- 1. Protection: During startup or inrush current conditions, there is a large voltage across R_{sense} , the sensing resistor of the PFC boost converter. It requires the ISENSE filter to attenuate the energy.
- 2. To reduce inductance, L, the boost inductor. The ISENSE filter also can reduce the boost inductor value since the ISENSE filter behaves like an integrator before the ISENSE pin, which is the input of the current error amplifier, IEA.

The I_{SENSE} filter is an RC filter. The resistor value of the I_{SENSE} filter is between 100 Ω and 50 Ω because IOFFSET X R_{FILTER} can generate a negative offset voltage of IEA. Selecting an R_{FILTER} equal to 50 Ω keeps the offset of the IEA less than 3 mV . Design the pole of the I_{SENSE} filter at f $_{\text{PFC}}/6$, one sixth of the PFC switching frequency, so the boost inductor can be reduced six times without disturbing the stability. The capacitor of the I_{SENSE} filter, C_{FILTER} , is approximately 100 nF.

Figure 24. Compensation Network Connection for the Voltage and Current Error Amplifier

Two−Level PFC Function

To improve the efficiency, the system can reduce PFC switching loss at low line and light load by reducing the PFC output voltage. The two−level PFC output of the FAN4801S/02S can be programmable.

As Figure [25](#page-14-0) shows, FAN4801S/02S detect the voltage of VEA and VRMS pins to determine if the system operates low line and light load. At the second−level PFC, there is a current of 20 μ A through R_{F2} from the FBPFC pin. The second−level PFC output voltage can be calculated as.

Output =
$$
\frac{R_{F1} + R_{F2}}{R_{F2}} \times (2.5 \text{ V} - 20 \text{ }\mu\text{A} \times R_{F2})
$$
 (eq. 3)

For example, if the second−level PFC output voltage is expected as 300 V and normal voltage is 387 V, according to the equation, R_{F2} is 28 k Ω R_{F1} is 4.3 M Ω .

The programmable range of second level PFC output voltage is 340 V ~ 300 V.

Figure 25. Two−Level PFC Scheme

Oscillator (RT/CT)

The oscillator frequency is determined by the values of R_T and C_T , which determine the ramp and off-time of the oscillator output clock:

$$
f_{\text{RTICT}} = \frac{1}{t_{\text{RTICT}} + t_{\text{DEAD}}}
$$
 (eq. 4)

The dead time of the oscillator is derived from the following equation:

$$
t_{\text{RTICT}} = C_T \times R_T \times \ln\left(\frac{\text{VREF} - 1}{\text{VREF} - 3.8}\right) \tag{eq.5}
$$

at V_{REF} = 7.5 V and $t_{RT/CT}$ = C_T x R_T x 0.56.

The dead time of the oscillator is determined using:

$$
t_{DEAD} = \frac{2.8 \text{ V}}{7.78 \text{ mA}} \times C_T = 360 \times C_T
$$
 (eq. 6)

The dead time is so small $(t_{\text{RT/CT}}>> t_{\text{DEAD}})$ that the operating frequency can typically be approximated by:

$$
f_{\text{RTICT}} = \frac{1}{t_{\text{RTICT}}} \tag{eq. 7}
$$

Pulse Width Modulator (PWM)

The operation of the PWM section is straightforward, but there are several points that should be noted. Foremost among these is the inherent synchronization of PWM with the PFC section of the device, from which it also derives its basic timing. The PWM is capable of current−mode or voltage−mode operation. In current−mode applications, the PWM ramp (RAMP) is usually derived directly from a current−sensing resistor or current transformer in the primary side of the output stage. It is thereby representative of the current flowing in the converter's output stage. ILIMIT, which provides cycle−by−cycle current limiting, is typically connected to RAMP in such applications. For voltage−mode operation and certain specialized applications, RAMP can be connected to a separate RC timing network to generate a voltage ramp against which FBPWM is compared. Under these conditions, the use of voltage feedforward from the PFC bus can assist in line regulation accuracy and response. As in current−mode operation, the ILIMIT input is used for output stage over−current protection. No voltage error amplifier is included in the PWM stage, as this function is generally performed on the output side of the PWM's isolation boundary. To facilitate the design of opto−coupler feedback circuitry, an offset has been built into the PWM's RAMP input that allows FBPWM to command a 0% duty cycle for input voltages below typical 1.5 V.

PWM Cycle−by−Cycle Current Limiter

The ILIMIT pin is a direct input to the cycle−by−cycle current limiter for the PWM section. Should the input voltage at this pin exceed 1 V, the output flip−flop is reset by the clock pulse at the start of the next PWM power cycle. When the I_{LIMIT} triggers the cycle–by–cycle bi–cycle current, it limits the PWM duty cycle mode and the power dissipation is reduced during the dead−short condition.

V_{IN} OK Comparator

The V_{IN} OK comparator monitors the DC output of the PFC and inhibits the PWM if the voltage on FBPFC is less than its nominal 2.4 V. Once the voltage reaches 2.4 V, which corresponds to the PFC output capacitor being charged to its rated boost voltage, soft−start begins.

PWM Soft−Start (SS)

PWM startup is controlled by selection of the external capacitor at soft–start. A current source of 10 μA supplies the charging current for the capacitor and startup of the PWM begins at 1.5 V.

PWM Control (RAMP)

When the PWM section is used in current mode, RAMP is generally used as the sampling point for a voltage, representing the current in the primary of the PWM's output transformer. The voltage is derived either from a current−sensing resistor or a current transformer. In voltage mode, RAMP is the input for a ramp voltage generated by a second set of timing components (RRAMP, CRAMP) that have a minimum value of 0 V and a peak value of approximately 6 V. In voltage mode, feedforward from the PFC output bus is an excellent way to derive the timing ramp for the PWM stage.

Generating V_{DD}

After turning on the FAN4800AS/CS/01S/02S at 11 V, the operating voltage can vary from 9.3 V to 28 V. The threshold voltage of the V_{DD} OVP comparator is 28 V and its hysteresis is 1 V. When V_{DD} reaches 28 V, OPFC is LOW and the PWM section is not disturbed. There are two ways to generate V_{DD} : use auxiliary power supply around 15 V or use bootstrap winding to self−bias the FAN4800AS/CS/01S/02S system. The bootstrap winding can be taped from the PFC boost choke or the transformer of the DC−to−DC stage.

Leading/Trailing Edge Modulation

Conventional PWM techniques employ trailing−edge modulation, in which the switch turns on right after the trailing edge of the system clock. The error amplifier output

is then compared with the modulating ramp up. The effective duty cycle of the trailing−edge modulation is determined during the on−time of the switch.

In the case of leading−edge modulation, the switch is turned off exactly at the leading edge of the system clock.

When the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. The effective duty−cycle of the leading−edge modulation is determined during off−time of the switch.

Table 5. ORDERING INFORMATION

NOTES:
1. DIM

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES

DATE 22 APR 2015

- 2. CONTROLLING DIMENSION: INCHES. 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH
OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
NOT TO EXCEED 0.10 INCH.
- 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
-
- LEADS UNCONSTRAINED. 7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY. 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE
- CORNERS).

GENERIC MARKING DIAGRAM*

XXXXX = Specific Device Code

- A = Assembly Location
- $WL = Water Lot$
- YY = Year
WW = Work
	- = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part marking.
Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

onsemi and O∩SC∩N are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves
the right to make changes without further no special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC−16, 150 mils CASE 751BG ISSUE O

DATE 19 DEC 2008

TOP VIEW

SIDE VIEW END VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales