NZ23C5V6ALT1G

24 Watt Peak Power Zener Transient Voltage Suppressors

SOT−23 Dual Common Anode Zeners for ESD Protection

This dual monolithic silicon Zener diodes is designed for applications requiring transient overvoltage protection capability. This is intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment and other applications. The dual junction common anode design protects two separate lines using only one package. This device is ideal for situations where board space is at a premium.

Features

- SOT−23 Package Allows Either Two Separate Unidirectional Configurations or a Single Bidirectional Configuration
- Working Peak Reverse Voltage Range − 3 V
- Standard Zener Breakdown Voltage Range − 5.6 V
- Peak Power − 24 W @ 1.0 ms (Unidirectional), per Figure 5 Waveform
- ESD Rating:
  - − Class 3B (> 16 kV) per the Human Body Model
  - − Class C (> 400 V) per the Machine Model
- Maximum Clamping Voltage @ Peak Pulse Current
- Low Leakage < 0.1 μA
- Flammability Rating UL 94 V−0
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Mechanical Characteristics

CASE: Void-free, transfer-molded, thermosetting plastic case
FINISH: Corrosion resistant finish, easily solderable
MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:
260°C for 10 Seconds
Package designed for optimal automated board assembly
Small package size for high density applications
Available in 8 mm Tape and Reel

ON Semiconductor®

www.onsemi.com



MARKING DIAGRAM



SOT−23
CASE 318
STYLE 12



5V6 = Specific Device Code
M = Date Code
▪ = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NZ23C5V6ALT1G	SOT−23 (Pb−Free)	3,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the table on page 2 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation @ 1.0 ms (Note 1) @ $T_L \le 25°C$	P_{pk}	24	W
Total Power Dissipation on FR−5 Board (Note 2) @ $T_A = 25°C$ Derate above 25°C	P_D	225 1.8	mW mW/°C
Thermal Resistance Junction−to−Ambient	$R_{\theta JA}$	556	°C/W
Total Power Dissipation on Alumina Substrate (Note 3) @ $T_A = 25°C$ Derate above 25°C	P_D	300 2.4	mW mW/°C
Thermal Resistance Junction−to−Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature Range	T_J, T_{stg}	− 55 to +150	°C
Lead Solder Temperature − Maximum (10 Second Duration)	T_L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Non−repetitive current pulse per Figure 5 and derate above $T_A = 25°C$ per Figure 6.
2. FR−5 = 1.0 x 0.75 x 0.62 in.
3. Alumina = 0.4 x 0.3 x 0.024 in, 99.5% alumina.

*Other voltages may be available upon request.

ELECTRICAL CHARACTERISTICS

($T_A = 25°C$ unless otherwise noted)

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or 2 and 3)

Symbol	Parameter
I_{PP}	Maximum Reverse Peak Pulse Current
V_C	Clamping Voltage @ I_{PP}
V_{RWM}	Working Peak Reverse Voltage
I_R	Maximum Reverse Leakage Current @ V_{RWM}
V_{BR}	Breakdown Voltage @ I_T
I_T	Test Current
ΘV_{BR}	Maximum Temperature Coefficient of V_{BR}
I_F	Forward Current
V_F	Forward Voltage @ I_F
Z_{ZT}	Maximum Zener Impedance @ I_{ZT}
I_{ZK}	Reverse Current
Z_{ZK}	Maximum Zener Impedance @ I_{ZK}



Uni−Directional TVS

ELECTRICAL CHARACTERISTICS ($T_A = 25°C$ unless otherwise noted)

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or Pins 2 and 3)

($V_F = 0.9$ V Max @ $I_F = 10$ mA) **24 WATTS**

Device	Device Marking	V_{RWM}	I_R @ V_{RWM}	Breakdown Voltage V_{BR} (Note 4) (V)			@ I_T	Max Zener Impedance (Note 5) Z_{ZT} @ 20mA	Z_{ZK} @ I_{ZK}		V_C @ I_{PP} (Note 6)		ΘV_{BR}
		Volts	µA	Min	Nom	Max	mA	Ω	Ω	mA	V	A	mV/°C
NZ23C5V6ALT1G	5V6	1.0	0.1	5.2	5.6	6.0	5.0	11	1600	0.25	8.0	3.0	1.26

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
5. Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the AC current applied. The specified limits are for $I_{Z(AC)} = 0.1\ I_{Z(DC)}$, with the AC frequency = 1.0 kHz.
6. Surge current waveform per Figure 5 and derate per Figure 6

TYPICAL CHARACTERISTICS



Figure 1. Typical Breakdown Voltage versus Temperature
(Upper curve is bidirectional mode, lower curve is unidirectional mode)



Figure 2. Typical Leakage Current versus Temperature



Figure 3. Typical Capacitance versus Bias Voltage
(Upper curve is unidirectional mode, lower curve is bidirectional mode)



Figure 4. Steady State Power Derating Curve

TYPICAL CHARACTERISTICS



Figure 5. Pulse Waveform



Figure 6. Pulse Derating Curve



Figure 7. Maximum Non−repetitive Surge Power, P_{pk} versus PW

Power is defined as V_{RSM} x I_Z(pk) where V_{RSM} is the clamping voltage at I_Z(pk).



Figure 8. Maximum Non−repetitive Surge Power, P_{pk}(NOM) versus PW

Power is defined as V_Z(NOM) x I_Z(pk) where V_Z(NOM) is the nominal Zener voltage measured at the low test current used for voltage classification.

TYPICAL COMMON ANODE APPLICATIONS

A quad junction common anode design in a SOT−23 package protects four separate lines using only one package. This adds flexibility and creativity to PCB design especially when board space is at a premium. Two simplified examples of TVS applications are illustrated below.

Computer Interface Protection



Microprocessor Protection



MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS



SCALE 4:1

SOT−23 (TO−236)
CASE 318
ISSUE AT

DATE 01 MAR 2023



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
c	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
H_E	2.10	2.40	2.64	0.083	0.094	0.104
T	0°	---	10°	0°	---	10°

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED
MOUNTING FOOTPRINT

* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	**98ASB42226B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.	
DESCRIPTION:	**SOT−23 (TO−236)**		**PAGE 1 OF 2**

SOT−23 (TO−236)
CASE 318
ISSUE AT

DATE 01 MAR 2023

STYLE 1 THRU 5:
CANCELLED

STYLE 6:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

STYLE 7:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

STYLE 8:
PIN 1. ANODE
2. NO CONNECTION
3. CATHODE

STYLE 9:
PIN 1. ANODE
2. ANODE
3. CATHODE

STYLE 10:
PIN 1. DRAIN
2. SOURCE
3. GATE

STYLE 11:
PIN 1. ANODE
2. CATHODE
3. CATHODE−ANODE

STYLE 12:
PIN 1. CATHODE
2. CATHODE
3. ANODE

STYLE 13:
PIN 1. SOURCE
2. DRAIN
3. GATE

STYLE 14:
PIN 1. CATHODE
2. GATE
3. ANODE

STYLE 15:
PIN 1. GATE
2. CATHODE
3. ANODE

STYLE 16:
PIN 1. ANODE
2. CATHODE
3. CATHODE

STYLE 17:
PIN 1. NO CONNECTION
2. ANODE
3. CATHODE

STYLE 18:
PIN 1. NO CONNECTION
2. CATHODE
3. ANODE

STYLE 19:
PIN 1. CATHODE
2. ANODE
3. CATHODE−ANODE

STYLE 20:
PIN 1. CATHODE
2. ANODE
3. GATE

STYLE 21:
PIN 1. GATE
2. SOURCE
3. DRAIN

STYLE 22:
PIN 1. RETURN
2. OUTPUT
3. INPUT

STYLE 23:
PIN 1. ANODE
2. ANODE
3. CATHODE

STYLE 24:
PIN 1. GATE
2. DRAIN
3. SOURCE

STYLE 25:
PIN 1. ANODE
2. CATHODE
3. GATE

STYLE 26:
PIN 1. CATHODE
2. ANODE
3. NO CONNECTION

STYLE 27:
PIN 1. CATHODE
2. CATHODE
3. CATHODE

STYLE 28:
PIN 1. ANODE
2. ANODE
3. ANODE

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales