MOSFET – Power, Single, P-Channel, UDFN, 2.0x2.0x0.55 mm -20 V, -8.2 A

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0x2.0x0.55 mm for Board Space Saving
- Ultra Low R_{DS(on)}
- ESD Diode-Protected Gate
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, such as Cell Phones, Media Tablets, PMP, DSC, GPS, and Others
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Voltage			V _{GS}	±8.0	V
Continuous Drain Current (Note 1) Continuous Drain Current (Note 1)	Steady State $t \le 5 \text{ s}$	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$ $T_A = 25^{\circ}C$	OND SE	-8,2 -5.9 -12.2	A
Power Dissipation (Note 1)	Steady State t≤5 s	$T_A = 25$ °C $T_A = 25$ °C	Po	3.8	W
Continuous Drain Current (Note 2)	Steady State	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I _D	-5.1 -3.7	Α
Power Dissipation (Note 2) $T_A = 25^{\circ}C$		P_{D}	0.7	W	
Pulsed Drain Current tp = 10 μs		I _{DM}	-25	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to 150	°C
ESD (HBM, JESD22-A114)		V _{ESD}	2000	V	
Source Current (Body Diode) (Note 2)			Is	-1.7	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.



ON Semiconductor®

www.onsemi.com

MOSFET $V_{(BR)DSS}$ $R_{DS(on)}$ MAX I_D MAX 18 mΩ @ -4.5 V 25 mΩ @ -2.5 V 50 mΩ @ -1.8 V 90 mΩ @ -1.5 V



P-Channel MOSFET


S MARKING DIAGRAM D UDFN6 AC MCASE 517BG

AC = Specific Device Code M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	72	
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{\theta JA}$	33	°C/W
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	189	


- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA, ref to 25°C			+10		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -20 \text{ V}$	T _J = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±5.0 V				±5	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J	A PAR			3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -7.0 \text{ A}$			14.6	18	mΩ
	4	V _{GS} = −2.5 \	V, I _D = -5.0 A	7,00	19	25	
		$V_{GS} = -1.8$	V, I _D = −3.0 A	NA	25	50	
		V _{GS} = -1.5 \	V, I _D = −1.0 A		40	90	
Forward Transconductance	g _{FS}	V _{DS} = −5 V	, I _D = -3.0 A		40		S
CHARGES, CAPACITANCES & GATE RESISTANCE							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = -15 V			2240		pF
Output Capacitance	C _{OSS}				240		1
Reverse Transfer Capacitance	C _{RSS}				210		
Total Gate Charge	Q _{G(TOT)}				28		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = -4.5 V, V _{DS} = -15 V; I _D = -4.0 A			1.0		
Gate-to-Source Charge	Q_GS				2.9		
Gate-to-Drain Charge	Q_{GD}				8.8		
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)						
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}, R_{G} = 1 \Omega$			8.6		ns
Rise Time	t _r				15		
Turn-Off Delay Time	t _{d(OFF)}				150		
Fall Time	t _f				88		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.63	1.0	V
		$I_{S} = -1.0 \text{ A}$	T _J = 125°C		0.50		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dls/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = -1.0 \text{ A}$			26.1		ns
Charge Time	t _a				10.2		
Discharge Time	t _b				15.9		
Reverse Recovery Charge	Q _{RR}				12		nC

- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
 6. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased **Safe Operating Area**




Figure 14. FET Thermal Response

DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUS3A18PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A18PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A18PZTCG	UDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



D

TOP VIEW

SIDE VIEW

D2→

J1

BOTTOM VIEW

Α1

DETAIL B

A B

F



PIN ONE

REFERENCE.

0.10 С

// 0.10 C

|△| 0.08 | C

DETAIL A

E2

NOTE 4

□ 0.10 | C

UDFN6 2x2, 0.65P CASE 517BG **ISSUE A**

MOLD CMPD

EXPOSED Cu

DETAIL B

OPTIONAL CONSTRUCTIONS

DETAIL A

OPTIONAL CONSTRUCTIONS

PLATING

C SEATING PLANE

0.10

0.05 С NOTE 5

CA В

Ф

0.10

0.05 С NOTE 3

6X b


CA

В

DATE 04 FEB 2010

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- CENTER TERMINAL LEAD IS OPTIONAL. CENTER TERMINAL
- IS CONNECTED TO TERMINAL LEAD # 4. LEADS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.



GENERIC MARKING DIAGRAM*




XX = Specific Device Code

Μ = Date Code

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED **MOUNTING FOOTPRINT**



DOCUMENT NUMBER:	98AON48158E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	UDFN6 2x2, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales