MOSFET – Power, N-Channel, ChipFET

20 V, 7.2 A

Features

- Low R_{DS(on)} for Higher Efficiency
- Logic Level Gate Drive
- Miniature ChipFET Surface Mount Package Saves Board Space
- Pb-Free Package is Available

Applications

Power Management in Portable and Battery-Powered Products; i.e.,
 Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

,			,	
Rating	Symbol	5 Secs	Steady State	Unit
Drain-Source Voltage	V_{DS}	2	0	V
Gate-Source Voltage	V_{GS}	±	12	V
Continuous Drain Current $(T_J = 150^{\circ}C)$ (Note 1) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I _D	7.2 5.2	5.2 3.8	NA C
Pulsed Drain Current	I _{DM}		20	А
Continuous Source Current (Diode Conduction) (Note 1)	Is	7.2	5.2	A
Maximum Power Dissipation (Note 1) T _A = 25°C T _A = 85°C	Pop	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 to	+150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


 Surface Mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
20 V	25 mΩ @ 4.5 V	7.2 A







A2 = Specific Device Code

M = Month Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHS5404T1	ChipFET	3000/Tape & Reel
NTHS5404T1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Тур	Max	Unit
Maximum Junction–to–Ambient (Note 2) t ≤ 5 sec Steady State	$R_{ hetaJA}$	40 80	50 95	°C/W
Maximum Junction-to-Foot (Drain) Steady State	$R_{ hetaJF}$	15	20	°C/W

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
DYNAMIC (Note 4)	1		•			
Total Gate Charge	Q_{G}			12	18	nC
Gate-Source Charge	Q _{GS}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V},$ $I_{D} = 5.2 \text{ A}$		2.4		
Gate-Drain Charge	Q_{GD}	. ID = 0.271		3.2		
Input Capacitance	C _{ISS}			740	CH	pF
Output Capacitance	C _{OSS}	V _{DS} = 16 V, V _{GS} = 0 V, f = 1.0 MHz		337	SIG	
Reverse Transfer Capacitance	C _{RSS}	7 = 1.5 WH 12		88		
Turn-On Delay Time	t _{d(on)}			8.0	15	ns
Rise Time	t _r	$V_{DD} = 10 \text{ V}, R_{L} = 10 \Omega$	2 M	7.0	15	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 1.0 \text{ A}, V_{GEN} = 4.5 \text{ V},$ $R_G = 6 \Omega$	2/	50	60	
Fall Time	t _f	A I OF	cen	28	40	
STATIC		OF	100 10	11,		•
Drain-to-Source Breakdown Voltage (Note 3)	V _{(BR)DSS}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	20	25.1		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	-ON CT 42 1/1/		18.4		mV/°C
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6			V
Gate-Body Leakage	IGSS	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±100	nA
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 16 V, V _{GS} = 0 V			1.0	μΑ
CEIS	ASEN	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, $ $T_{J} = 85^{\circ}\text{C}$			5.0	
On-State Drain Current (Note 3)	I _D (on)	$V_{DS} \ge 5.0 \text{ V}, V_{GS} = 4.5 \text{ V}$	20			Α
Drain-Source On-State Resistance	r _{DS(on)}	V _{GS} = 4.5 V, I _D = 5.2 A		0.025	0.030	Ω
(Note 3)		V _{GS} = 2.5 V, I _D = 4.3 A		0.038	0.045	
Forward Transconductance (Note 3)	9 _{fs}	V _{DS} = 10 V, I _D = 5.2 A		20		S
DRAIN-SOURCE DIODE CHARACTERIST	rics					
Forward Diode Voltage (Note 3)	V_{SD}	$V_{GS} = 0 \text{ V}, I_S = 5.2 \text{ A}$		0.8	1.2	V
Reverse Recovery Time	t _{rr}			20.9		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, I}_{S} = 5.2 \text{ A,}$		10.2		
Discharge Time	t _b	di _S /dt = 100 A/μs		10.6		
Reverse Recovery Time	Q _{rr}			11		nC

- Surface Mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS








Figure 2. Transfer Characteristics









Figure 4. On-Resistance versus Drain Current and Gate Voltage








Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL ELECTRICAL CHARACTERISTICS






Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient

SOLDERING FOOTPRINT*



ADDITIONAL SOLDERING FOOTPRINTS




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 12. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 13 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper lead–frame) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.



ChipFET™

DATE 19 MAY 2009


NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	M	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.00	1.05	1.10	0.039	0.041	0.043	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	2.95	3.05	3.10	0.116	0.120	0.122	
E	1.55	1.65	1.70	0.061	0.065	0.067	
е		0.65 BSC		0.025 BSC			
e1		0.55 BSC		0.022 BSC			
L	0.28	0.35	0.42	0.011	0.014	0.017	
HE	1.80	1.90	2.00	0.071	0.075	0.079	
θ		5° NOM			5° NOM		

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
DRAIN	2. GATE 1	2. ANODE	COLLECTOR	ANODE	2. DRAIN
DRAIN	SOURCE 2	SOURCE	COLLECTOR	DRAIN	3. DRAIN
GATE	4. GATE 2	4. GATE	4. BASE	DRAIN	4. GATE
SOURCE	5. DRAIN 2	5. DRAIN	EMITTER	SOURCE	SOURCE
DRAIN	6. DRAIN 2	6. DRAIN	COLLECTOR	6. GATE	6. DRAIN
7. DRAIN	7. DRAIN 1	CATHODE	COLLECTOR	CATHODE	7. DRAIN
8. DRAIN	8. DRAIN 1	CATHODE	COLLECTOR	CATHODE	8. CATHODE / DRAIN

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM*



= Specific Device Code XXX

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

DATE 19 MAY 2009

ADDITIONAL SOLDERING FOOTPRINTS*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 2 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales