NCV8505 Series

LDO Linear Regulators - Micropower, ENABLE, DELAY, $\overline{\text{RESET}}$

400 mA

The NCV8505 is a family of precision micropower voltage regulators. Their output current capability is 400 mA. The family has output voltage options for Adjustable, 2.5 V, 3.3 V and 5.0 V.

The output voltage is accurate within ± 2.0% with a maximum dropout voltage of 0.6 V at 400 mA. Low quiescent current is a feature drawing less than 1.0 μA with ENABLE = 0 V. With ENABLE = 5.0 V, the part only draws 200 μA with 100 μA load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active $\overline{\text{RESET}}$ (with DELAY).

The active $\overline{\text{RESET}}$ circuit operates correctly at an output voltage as low as 1.0 V. The $\overline{\text{RESET}}$ function is activated during the power up sequence or during normal operation if the output voltage drops below the regulation limits.

The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments. The device has also been optimized for EMC conditions.

Features

- Output Voltage Options: Adjustable, 2.5 V, 3.3 V, 5.0 V
- ± 2.0% Output
- Low < 1.0 μA Sleep Current
- Low 200 μA Quiescent Current
- Fixed or Adjustable Output Voltage
- Active $\overline{\text{RESET}}$
- ENABLE
- 400 mA Output Current Capability
- Fault Protection
  - +60 V Peak Transient Voltage
  - −15 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- AEC Qualified
- PPAP Capable
- These are Pb−Free Devices

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



D²PAK−7
DPS SUFFIX
CASE 936AB

x = Voltage Ratings as Indicated Below:
A = Adjustable
2 = 2.5 V
3 = 3.3 V
5 = 5.0 V
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

© Semiconductor Components Industries, LLC, 2009

PIN CONNECTIONS

ADJUSTABLE OUTPUT



Tab = GND
Lead
1. DELAY
2. ENABLE
3. $\overline{\text{RESET}}$
4. GND
5. V_{ADJ}
6. V_{OUT}
7. V_{IN}

FIXED OUTPUT



Tab = GND
Lead
1. DELAY
2. ENABLE
3. $\overline{\text{RESET}}$
4. GND
5. SENSE
6. V_{OUT}
7. V_{IN}



Figure 1. Application Diagram

MAXIMUM RATINGS

Rating		Value	Unit
V_{IN} (DC)		−15 to 45	V
Peak Transient Voltage (46 V Load Dump @ V_{IN} = 14 V)		60	V
Operating Voltage		45	V
V_{OUT} (DC)		−0.3 to 16	V
Voltage Range ($\overline{RESET}$, DELAY)		−0.3 to 10	V
Input Voltage Range: V_{ADJ}		−0.3 to 16	V
Input Voltage Range (ENABLE)		−0.3 to 10*	V
ESD Susceptibility (Human Body Model) (Machine Model)		4.0 200	kV V
Junction Temperature, T_J		−40 to +150	°C
Storage Temperature, T_S		−55 to 150	°C
Package Thermal Resistance, 7 Lead D^2PAK	Junction−to−Case, $R_{\theta JC}$ Junction−to−Ambient, $R_{\theta JA}$	2.0 10−50**	°C/W °C/W
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1)	240 peak (Note 2)	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 60 second maximum above 183°C.
2. −5°C/+0°C allowable conditions.

*Reference Figure 16 for switched−battery ENABLE application.

**Depending on thermal properties of substrate, $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$.

ELECTRICAL CHARACTERISTICS (I_{OUT} = 1.0 mA, ENABLE = 5.0 V, −40°C ≤ T_J ≤ 150°C; V_{IN} = dependent on voltage option (Note 3); unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Output Stage					
Output Voltage for 2.5 V Option (V_O)	6.5 V < V_{IN} < 16 V, 1.0 mA ≤ I_{OUT} ≤ 400 mA **4.5 V < V_{IN} < 26 V**, 1.0 mA ≤ I_{OUT} ≤ 400 mA	2.450 2.425	2.5 2.5	2.550 2.575	V V
Output Voltage for 3.3 V Option (V_O)	7.3 V < V_{IN} < 16 V, 1.0 mA ≤ I_{OUT} ≤ 400 mA **4.5 V < V_{IN} < 26 V**, 1.0 mA ≤ I_{OUT} ≤ 400 mA	3.234 3.201	3.3 3.3	3.366 3.399	V V
Output Voltage for 5.0 V Option (V_O)	9.0 V < V_{IN} < 16 V, 1.0 mA ≤ I_{OUT} ≤ 400 mA **6.0 V < V_{IN} < 26 V**, 1.0 mA ≤ I_{OUT} ≤ 400 mA	4.90 4.85	5.0 5.0	5.10 5.15	V V
Output Voltage for Adjustable Option (V_O)	V_{OUT} = V_{ADJ} (Unity Gain) 6.5 V < V_{IN} < 16 V, 1.0 mA < I_{OUT} < 400 mA **4.5 V < V_{IN} < 26 V**, 1.0 mA < I_{OUT} < 400 mA	 1.274 1.261	 1.300 1.300	 1.326 1.339	 V V
Dropout Voltage (V_{IN} − V_{OUT}) (5.0 V and Adj. > 5.0 V Options Only)	I_{OUT} = 400 mA I_{OUT} = 1.0 mA	− −	400 30	600 150	mV mV
Load Regulation	V_{IN} = 14 V, 5.0 mA ≤ I_{OUT} ≤ 400 mA	−30	5.0	30	mV
Line Regulation (2.5 V, 3.3 V, and Adjustable Options)	4.5 V < V_{IN} < 26 V, I_{OUT} = 1.0 mA	−	5.0	25	mV
Line Regulation (5.0 V Option)	6.0 V < V_{IN} < 26 V, I_{OUT} = 1.0 mA	−	5.0	25	mV
Quiescent Current, (I_Q) Active Mode	I_{OUT} = 100 μA, V_{IN} = 12 V I_{OUT} = 75 mA, V_{IN} = 14 V I_{OUT} ≤ 400 mA, V_{IN} = 14 V	− − −	200 2.5 25	350 5.0 45	μA mA mA
Quiescent Current, (I_Q) Sleep Mode	ENABLE = 0 V, V_{IN} = 12 V, −40°C ≤ T_J ≤ 125°C	−	−	1.0	μA
Current Limit	−	425	800	−	mA
Short Circuit Output Current	V_{OUT} = 0 V	100	500	−	mA
Thermal Shutdown	(Guaranteed by Design)	150	180	−	°C

3. Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type.

ELECTRICAL CHARACTERISTICS (continued) (I_{OUT} = 1.0 mA, ENABLE = 5.0 V, −40°C ≤ T_J ≤ 150°C; V_{IN} = dependent on voltage option (Note 4); unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Reset Function ($\overline{\text{RESET}}$)					
$\overline{\text{RESET}}$ Threshold for 2.5 V Option HIGH (V_{RH}) LOW (V_{RL}) Hysteresis	V_{IN} = 4.5 V (Note 5) (Note 6) V_{OUT} Increasing V_{OUT} Decreasing	 2.35 2.30 25	 – – –	 1.0 × V_O – –	 V V mV
$\overline{\text{RESET}}$ Threshold for 3.3 V Option HIGH (V_{RH}) LOW (V_{RL}) Hysteresis	V_{IN} = 4.5 V (Note 5) (Note 6) V_{OUT} Increasing V_{OUT} Decreasing	 3.10 3.00 35	 – – –	 1.0 × V_O – –	 V V mV
$\overline{\text{RESET}}$ Threshold for 5.0 V Option HIGH (V_{RH}) LOW (V_{RL}) Hysteresis	V_{IN} = 6.0 V (Note 6) V_{OUT} Increasing V_{OUT} Decreasing	 4.70 4.60 50	 – – –	 1.0 × V_O – –	 V V mV
$\overline{\text{RESET}}$ Threshold for Adjustable Option HIGH (V_{RH}) LOW (V_{RL}) Hysteresis	V_{IN} = 4.5 V (Note 5) (Note 6) V_{OUT} Increasing V_{OUT} Decreasing	 1.22 1.19 10	 – – –	 1.0 × V_O – –	 V V mV
$\overline{\text{RESET}}$ Output Voltage Low (V_{RLO})	V_{IN} = Minimum (Note 6) (Note 7) 1.0 V ≤ V_{OUT} ≤ V_{RL}, $R_{\overline{\text{RESET}}}$ = 5.1 k	–	0.1	0.4	V
DELAY Switching Threshold (V_{DT}) (2.5 V, 3.3 V, and 5.0 V Options)	V_{IN} = Minimum (Note 6) (Note 7)	1.4	1.8	2.2	V
DELAY Switching Threshold (V_{DT}) (Adjustable Option)	V_{IN} = Minimum (Note 6) (Note 7)	1.0	1.3	1.6	V
DELAY Low Voltage	V_{IN} = Minimum (Note 6) (Note 7) V_{OUT} < $\overline{\text{RESET}}$ Threshold Low(min)	–	–	0.2	V
DELAY Charge Current	V_{IN} = Minimum (Note 6) (Note 7) DELAY = 1.0 V, V_{OUT} > V_{RH}	2.5	4.0	5.5	μA
DELAY Discharge Current	V_{IN} = Minimum (Note 6) (Note 7) DELAY = 1.0 V, V_{OUT} < V_{RL}	5.0	–	–	mA
Voltage Adjust (Adjustable Output only)					
Input Current	V_{ADJ} = 1.25 V, V_{IN} = Minimum (Note 6) (Note 7)	−0.5	–	0.5	μA
ENABLE					
Input Threshold	Low, V_{IN} = 14 V (Note 6) High, V_{IN} = 14 V (Note 6)	– 2.0	– –	1.0 –	V V
Input Current	ENABLE = 5.0 V, V_{IN} = 14 V (Note 6)	–	30	75	μA

4. Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type.
5. For V_{IN} ≤ 4.5 V, a $\overline{\text{RESET}}$ = Low may occur with the output in regulation.
6. Part is guaranteed by design to meet specification over the entire V_{IN} voltage range, but is production tested only at the specified V_{IN} voltage.
7. Minimum V_{IN} = 4.5 V for 2.5 V, 3.3 V, and Adjustable options. Minimum V_{IN} = 6.0 V for 5.0 V option.

PACKAGE PIN DESCRIPTION, ADJUSTABLE OUTPUT

Pin Number	Pin Symbol	Function
1	DELAY	Timing capacitor for $\overline{\text{RESET}}$ function.
2	ENABLE	ENABLE control for the IC. A high powers the device up.
3	$\overline{\text{RESET}}$	Active reset (accurate to $V_{OUT} \geq 1.0$ V)
4	GND	Ground. All GND leads must be connected to Ground.
5	V_{ADJ}	Voltage Adjust. A resistor divider from V_{OUT} to this lead sets the output voltage.
6	V_{OUT}	±2.0%, 400 mA output.
7	V_{IN}	Input Voltage.

PACKAGE PIN DESCRIPTION, FIXED OUTPUT

Pin Number	Pin Symbol	Function
1	DELAY	Timing capacitor for $\overline{\text{RESET}}$ function.
2	ENABLE	ENABLE control for the IC. A high powers the device up.
3	$\overline{\text{RESET}}$	Active reset (accurate to $V_{OUT} \geq 1.0$ V)
4	GND	Ground. All GND leads must be connected to Ground.
5	SENSE	Kelvin connection which allows remote sensing of output voltage for improved regulation. If remote sensing is not desired, connect to V_{OUT}.
6	V_{OUT}	±2.0%, 400 mA output.
7	V_{IN}	Input Voltage.



Figure 2. Block Diagram

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. 5 V Output Voltage vs. Temperature



Figure 4. 3.3 V Output Voltage vs. Temperature



Figure 5. 2.5 V Output Voltage vs. Temperature



Figure 6. Dropout Voltage vs. Output Current



Figure 7. Output Voltage vs. Input Voltage



Figure 8. Output Voltage vs. Input Voltage

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. Output Stability with Output Voltage Change



Figure 10. Output Stability with Output Capacitor Change



Figure 11. Quiescent Current vs. Output Current



Figure 12. Quiescent Current vs. Output Current



Figure 13. Quiescent Current vs. Input Voltage



Figure 14. Quiescent Current vs. Input Voltage

CIRCUIT DESCRIPTION

REGULATOR CONTROL FUNCTIONS

The NCV8505 contains the microprocessor compatible control function $\overline{\text{RESET}}$ (Figure 15).



Figure 15. Reset and Delay Circuit Wave Forms

$\overline{\text{RESET}}$ Function

A $\overline{\text{RESET}}$ signal (low voltage) is generated as the IC powers up until V_{OUT} is within 1.5% of the regulated output voltage, or when V_{OUT} drops out of regulation,and is lower than 4.0% below the regulated output voltage. Hysteresis is included in the function to minimize oscillations.

The $\overline{\text{RESET}}$ output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the $\overline{\text{RESET}}$ signal is valid for V_{OUT} as low as 1.0 V.

ENABLE Function

The part stays in a low I_Q sleep mode when the ENABLE pin is held low. The part has an internal pull down if the pin is left floating.

The integrity of the ENABLE pin allows it to be tied to the battery line through an external resistor. It will withstand load dump potentials in this configuration.



Figure 16. ENABLE Function

DELAY Function

The reset delay circuit provides a programmable (by external capacitor) delay on the $\overline{\text{RESET}}$ output lead.

The DELAY lead provides source current (typically 4.0 μA) to the external DELAY capacitor during the following proceedings:

1. During Power Up (once the regulation threshold has been verified).
2. After a reset event has occurred and the device is back in regulation. The DELAY capacitor is discharged when the regulation ($\overline{\text{RESET}}$ threshold) has been violated. This is a latched incident. The capacitor will fully discharge and wait for the device to regulate before going through the delay time event again.

Voltage Adjust

Figure 17 shows the device setup for a user configurable output voltage. The feedback to the V_{ADJ} pin is taken from a voltage divider referenced to the output voltage. The loop is balanced around the Unity Gain threshold (1.30 V typical).



Figure 17. Adjustable Output Voltage

APPLICATION NOTES

SETTING THE DELAY TIME

The delay time is controlled by the Reset Delay Low Voltage, Delay Switching Threshold, and the Delay Charge Current. The delay follows the equation:

$$t_{DELAY} = \frac{\left[C_{DELAY}(V_{dt} - \text{Reset Delay Low Voltage})\right]}{\text{Delay Charge Current}}$$

Example:

Using C_{DELAY} = 33 nF.

Assume reset Delay Low Voltage = 0.

Use the typical value for V_{dt} = 1.8 V (2.5 V, 3.3 V, and 5.0 V options).

Use the typical value for Delay Charge Current = 4.2 μA.

$$t_{DELAY} = \frac{\left[33\ nF(1.8 - 0)\right]}{4.2\ \mu A} = 14\ ms$$

STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start−up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor C_{OUT} shown in Figure 18 should work for most applications, however it is not necessarily the optimized solution.



*C_{IN} required if regulator is located far from the power supply filter.

**C_{OUT} required for stability. Capacitor must operate at minimum temperature expected.

Figure 18. Test and Application Circuit Showing Output Compensation

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 19) is:

$$P_{D(max)} = [V_{IN(max)} - V_{OUT(min)}]I_{OUT(max)} + V_{IN(max)}I_Q \quad (1)$$

where:

$V_{IN(max)}$ is the maximum input voltage,

$V_{OUT(min)}$ is the minimum output voltage,

$I_{OUT(max)}$ is the maximum output current for the application, and

I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = \frac{150^oC - T_A}{P_D} \quad (2)$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.



Figure 19. Single Output Regulator with Key Performance Parameters Labeled

HEAT SINKS

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where:

$R_{\theta JC}$ = the junction−to−case thermal resistance,

$R_{\theta CS}$ = the case−to−heatsink thermal resistance, and

$R_{\theta SA}$ = the heatsink−to−ambient thermal resistance.

$R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

ORDERING INFORMATION

Device	Output Voltage	Package	Shipping†
NCV8505D2TADJG	Adjustable	D²PAK−7 (Pb−Free)	50 Units / Rail
NCV8505D2TADJR4G		D²PAK−7 (Pb−Free)	750 Tape & Reel
NCV8505D2T25G	2.5 V	D²PAK−7 (Pb−Free)	50 Units / Rail
NCV8505D2T25R4G		D²PAK−7 (Pb−Free)	750 Tape & Reel
NCV8505D2T33G	3.3 V	D²PAK−7 (Pb−Free)	50 Units / Rail
NCV8505D2T33R4G		D²PAK−7 (Pb−Free)	750 Tape & Reel
NCV8505D2T50G	5.0 V	D²PAK−7 (Pb−Free)	50 Units / Rail
NCV8505D2T50R4G		D²PAK−7 (Pb−Free)	750 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

D²PAK–7 (SHORT LEAD)
CASE 936AB–01
ISSUE B

DATE 08 SEP 2009



SCALE 1:1





VIEW A–A



DETAIL C

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.005 MAXIMUM PER SIDE. THESE DIMENSIONS TO BE MEASURED AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1. DIMENSIONS D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THE THERMAL PAD.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.170	0.180	4.32	4.57
A1	0.000	0.010	0.00	0.25
b	0.026	0.036	0.66	0.91
c	0.017	0.026	0.43	0.66
c2	0.045	0.055	1.14	1.40
D	0.325	0.368	8.25	9.53
D1	0.270	---	6.86	---
E	0.380	0.420	9.65	10.67
E1	0.245	---	6.22	---
e	0.050 BSC		1.27 BSC	
H	0.539	0.579	13.69	14.71
L	0.058	0.078	1.47	1.98
L1	---	0.066	---	1.68
L3	0.010 BSC		0.25 BSC	
M	0 °	8 °	0 °	8 °

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, “G” or microdot “ ▪”, may or may not be present.

DOCUMENT NUMBER:	98AON14119D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	D²PAK–7 (SHORT LEAD)	PAGE 1 OF 1

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales