onsemi

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs

High-Performance Silicon-Gate CMOS

MC74HCT241A

The MC74HCT241A is identical in pinout to the LS241. This device may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs. The HCT241A is an octal noninverting buffer/line driver/line receiver designed to be used with 3–state memory address drivers, clock drivers, and other bus–oriented systems. The device has non–inverted outputs and two output enables. Enable A is active–low and Enable B is active–high.

The HCT241A is similar in function to the HCT244. See also HCT240.

Features


- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 118 FETs or 29.5 Equivalent Gates
- Pb-Free Packages are Available*





SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E





ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Logic Diagram

			-
ENABLE A	1●	20	□ v _{cc}
A1 [2	19] ENABLE B
YB4 [3	18] YA1
A2 [4	17] B4
үвз [5	16] YA2
A3 [6	15] вз
YB2 [7	14] YA3
A4 [8	13] B2
YB1 [9	12] YA4
GND [10	11] B1
		_	•

Figure 2. Pin Assignment

FUNCTION TABLE

Inpu	Output	
Enable A	Α	YA
L	L	L
L	н	н
н	X	Z

Inputs		Output
Enable B	В	YB
Н	L	L
н	н	н
L	Х	Z

Z = high impedance X = don't care

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage		–0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage		–0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Diode Current, per Pin		±20	mA
I _{OUT}	DC Input Diode Current, Per Pin		±35	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±75	mA
I _{IK}	Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC})		±20	mA
I _{ОК}	Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC})		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 1)	SOIC-20W WQFN20 QFN20 TSSOP-20	96 99 111 150	°C/W
PD	Power Dissipation in Still Air at 25°C	SOIC-20W WQFN20 QFN20 TSSOP-20	1302 1256 1127 833	mW
MSL	Moisture Sensitivity	SOIC-20W All Other Packages	Level 3 Level 1	-
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	> 2000 > 1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v _{cc} v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ \left I_{out}\right \leq 20 \; \mu A \end{array} \end{array} \label{eq:Vout}$	4.5 5.5	2 2	2 2	2 2	V
V _{IL}	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ \left I_{out} \right \leq 20 \; \mu A \end{array} \end{array} \label{eq:Vot}$	4.5 5.5	0.8 0.8	0.8 0.8	0 8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right \leq 20 \ \mu A \end{array} $	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
			4.5	3.98	3.84	3.7	
V _{OL}	Maximum Low-Level Output Voltage	$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right \leq 20 \ \mu A \end{array} $	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
			4.5	0.26	0.33	0.4	
l _{in}	Maximum Input Leakage Cur- rent	V _{in} = V _{CC} or GND	5.5	± 0.1	±1.0	±1.0	μA
I _{OZ}	Maximum Three-State Leakage Current	$\begin{array}{l} \text{Output in High-Impedance State} \\ \text{V}_{in} = \text{V}_{IL} \text{ or } \text{V}_{IH} \\ \text{V}_{out} = \text{V}_{CC} \text{ or } \text{GND} \end{array}$	5.5	± 0.5	± 5.0	± 10	μA
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	5.5	4	40	160	μA

ΔI_{CC}	Additional Quiescent Supply Current	V_{in} = 2.4 V, Any One Input V_{in} = V _{CC} or GND, Other Inputs		≥ -55°C	25°C to 125°C	
	Current	$I_{out} = 0 \mu A$	5.5	2.9	2.4	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.


AC ELECTRICAL CHARACTERISTICS


		Guaranteed Limit		nit	
Symbol	Parameter	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	23	29	35	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	30	38	45	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	26	33	39	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Per Enabled Output)*	55	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. *Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

SWITCHING WAVEFORMS





*Includes all probe and jig capacitance

Figure 5. Test Circuit

*Includes all probe and jig capacitance

Figure 6. Test Circuit

- 3 V





Figure 7. Logic Detail

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74HCT241ADWR2G	HCT241A	SOIC-20 Wide	1000 / Tape & Reel
MC74HCT241ADTG	HCT 241A	TSSOP-20	75 Units / Rail
MC74HCT241ADTR2G	HCT 241A	TSSOP-20	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 22 APR 2015

DUSEM


NOTES:

SOIC-20 WB CASE 751D-05 ISSUE H

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27	BSC	
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM***



= Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	PCUMENT NUMBER: 98ASB42343B Electronic versions are uncontrolled except when accessed directly from the Document Reprinted versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1	
the right to make changes without furth purpose, nor does onsemi assume a	er notice to any products herein. onsemi making ny liability arising out of the application or use	, LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular	





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>