DNSemi

Green-Mode Power Switch GF001H

Description

The GF001H is a next-generation, Green-Mode Power Switch. It integrates an advanced current-mode Pulse Width Modulator (PWM) and an avalanche-rugged 700 V SENSEFET[®] in a single package, allowing auxiliary power designs with higher standby energy efficiency, reduced size, improved reliability, and lower system cost than previous solutions.

A new frequency modulation reduces EMI emission and built-in synchronized slope compensation allows stable peak-current-mode control over a wide range of input voltage.


Requiring a minimum number of external components, the GF001H provides a solid platform for cost-effective flyback converter design with low standby power consumption.

Features

- Advanced Burst Mode Operation at No-Load Condition
- 700 V High–Voltage JFET Startup Circuit
- Internal Avalanche-Rugged 700 V SENSEFET
- Built-in 5 ms Soft-Start
- Peak-Current-Mode Control
- Cycle–by–Cycle Current Limiting
- Leading–Edge Blanking (LEB)
- Synchronized Slope Compensation
- Internal Overload / Open-Loop Protection (OLP)
 V_{DD} Under-Voltage Lockout (UNIT 20)
- V_{DD} Over–Voltage Protection (OVP)
- Internal Auto–Restart Circuit (OLP, VDD OVP)
- Adjustable Peak Current Limit
- This Device is Pb-Free, Halide Free and are RoHS Compliant



PDIP8 9.59x6.6, 2.54P CASE 646CN



ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

TATINE

APPLICATION DIAGRAM




Figure 1. Typical Flyback Application

OUTPUT POWER TABLE (Note 1)

Figure 1. Typical Flyback Application					
OUTPUT POWER TAB	LE (Note 1)			Dr	
	230 V _{AC} ±1	5% (Note 2)	85 - 2	65 V _{AC}	
Product	Adapter (Note 3)	Open-Frame (Note 4)	Adapter (Note 3)	Open-Frame (Note 4)	
GF001HN	14 W	20 W		16 W	

1. The maximum output power can be limited by junction temperature.

2. 230 V_{AC} or 100/115 V_{AC} with voltage doublers.

Typical continuous power in a non-ventilated enclosed adapter, with sufficient drain pattern of printed circuit board (PCB) as a heat sink, 3. at 50°C ambient.

G

4. Maximum practical continuous power in an open-frame, design with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.

BLOCK DIAGRAM





Figure 2. Internal Block Diagram

PIN CONFIGURATION





PIN DEFINITIONS

Pin #	Name	Description
1	GND	Ground. This pin internally connects to the SENSEFET source and signal ground of the PWM controller.
2	VDD	Supply Voltage of the IC. Typically the hold-up capacitor connects from this pin to ground. A rectifier diode in series with the transformer auxiliary winding connects to this pin to supply bias during normal operation.
3	FB	<i>Feedback</i> . The signal from the external compensation circuit connects to this pin. The PWM duty cycle is determined by comparing the signal on this pin and the internal current-sense signal.
4	IPK	Adjust Peak Current. Typically a resistor connects from this pin to the GND pin to program the current–limit level. The internal current source (50 µA) introduces voltage drop across the resistor, which determines the current–limit level of pulse–by–pulse current limit.
5	HV	Startup. Typically, resistors in serious from DC line connect to this pin to supply internal bias and to charge th external capacitor connected between the VDD pin and the GND pin during startup. This pin is also used to sense the line voltage for brownout protection.
6	Drain	SENSEFET Drain. This pin is designed to directly drive the transformer.
7		JO' CO' NE
8		SPEEKA
1	HISDE	NICE PLEASENTA. REPRESENTA

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
V _{DRAIN}	Drain Pin Voltage (Note 5, 6)	-	700	V
I _{DM}	Drain Current Pulsed (Note 7)	-	8.0	А
E _{AS}	Single Pulsed Avalanche Energy (Note 8)	-	140	mJ
V _{DD}	DC Supply Voltage	-	25	V
V_{FB}	FB Pin Input Voltage	-0.3	6.0	V
V _{IPK}	IPK Pin Input Voltage	-0.3	6.0	V
V _{HV}	HV Pin Input Voltage	-	700	V
PD	Power Dissipation ($T_A < 50^{\circ}C$)	-	1.5	W
TJ	Operating Junction Temperature	-40	Internally Limited (Note 9)	°C
T _{STG}	Storage Temperature Range	-55	+150	°C
ΤL	Lead Soldering Temperature (Wave Soldering or IR, 10 Seconds)	-	+260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

5. All voltage values, except differential voltages, are given with respect to the network ground terminal.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

7. Non-repetitive rating: pulse width is limited by the maximum junction temperature.

THERMAL RESISTANCE TABLE

8. L = 51 m	 Non-repetitive rating: pulse width is limited by the maximum junction temperature. L = 51 mH, starting T_J = 25°C. Internally limited by Over-Temperature Protection (OTP). Refer to T_{OTP}. 							
THERMA	THERMAL RESISTANCE TABLE							
Symbol	Parameter	Value	Unit					
θ_{JA}	Junction-to-Air Thermal Resistance	86	°C/W					
Ψ_{JT}	Junction-to-Package Thermal Resistance (Note 10)	20	°C/W					
	10. Measured on the package top surface.							
ESD CAF	PABILITY							

ESD CAPABILITY

Symbol	Parameter	1.	Value	Unit
ESD	Human Body Model, JESD22-A114 (Note 11)	All Pins Excluding HV Pin	7	kV
	INCE I ENGEN	All Pins Including HV Pin	3	
	Charged Device Model, JESD22-C101 (Note 11)	All Pins Excluding HV Pin	2	
	GUT EPT	All Pins Including HV Pin	2	

11. Meets JEDEC standards JESD 22-A114 and JESD 22-C101.

Symbol	Parameter	Condition	Min	Тур	Max	Unit		
SENSEFET SECTION (Note 12)								
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{DS} = 700 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	700	-	-	V		
I _{DSS}	Zero-Gate-Voltage Drain Current	$V_{DS} = 700 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	50	μΑ		
		$V_{DS} = 560 \text{ V}, V_{GS} = 0 \text{ V}, T_{C} = 125^{\circ}\text{C}$	_	_	200			
R _{DS(ON)}	Drain-Source On-State Resistance (Note 12)	V_{GS} = 10 V, I _D = 0.5 A	-	6.0	7.2	Ω		
C _{ISS}	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25 V,$ f = 1 MHz	-	550	715	pF		
C _{OSS}	Output Capacitance	$V_{GS} = 0 V$, $V_{DS} = 25 V$, f = 1 MHz	_	38	50	pF		
C _{RSS}	Reverse Transfer Capacitance	$V_{GS} = 0 V$, $V_{DS} = 25 V$, f = 1 MHz	-	17	26	pF		
t _{d(on)}	Turn–On Delay	V _{DS} = 350 V, I _D = 1.0 A		20	50	ns		
t _r	Rise Time	V _{DS} = 350 V, I _D = 1.0 A		15	40	ns		
t _{d(off)}	Turn–Off Delay	$V_{DS} = 350 \text{ V}, \text{ I}_{D} = 1.0 \text{ A}$	-	55	120	ns		
t _f	Fall Time	$V_{DS} = 350 \text{ V}, \text{ I}_{D} = 1.0 \text{ A}$		25	60	ns		
CONTROL	SECTION		H					
VDD SECT	ION	-COK	in T	A				

CONTROL SECTION


VDD SECT	ION			1		
V _{DD-ON}	UVLO Start Threshold Voltage		SGI X	12	13	V
V _{DD-OFF1}	UVLO Stop Threshold Voltage	DE ON	5	6	7	V
V _{DD-OFF2}	I _{DD-OLP} Enable Threshold Voltage	KER UN OF	8	9	10	V
V _{DD-OLP}	V _{DD} Voltage Threshold for HV Startup Turn–On at Protection Mode	TUNFO	5	6	7	V
I _{DD-ST}	Startup Supply Current	V _{DD-ON} – 0.16 V	-	-	30	μΑ
I _{DD-OP1}	Operating Supply Current with Normal Switching Operation	V _{DD} = 15 V, V _{FB} = 3 V	-	-	3.8	mA
I _{DD-OP2}	Operating Supply Current without Switching Operation	V _{DD} = 15 V, V _{FB} = 1 V	-	-	1.8	mA
I _{DD-OLP}	Internal Sinking Current	V _{DD-OLP} + 0.1 V	40	60	100	μΑ
V _{DD-OVP}	V _{DD} Over-Voltage Protection		23	24	25	V
t _{D-VDDOVP}	V _{DD} Over–Voltage Protection Debounce Time		40	105	170	μs
HV SECTIO	N DE LERKE					
I _{HV}	Supply Current Drawn from HV Pin	HV = 120 V _{DC} , V _{DD} = 0 V with 10 μ F	1.2	-	4.7	mA
V _{HV}	Minimum HV Voltage for $V_{\mbox{\scriptsize DD}}$ being charged to $V_{\mbox{\scriptsize DD}-\mbox{\scriptsize ON}}$	$R_{HV} = 0 \Omega$, T _A = -40°C to 105°C	30	-	_	V
I _{HV-LC}	Leakage Current after Startup	HV = 700 V, V _{DD} = V _{DD-OFF1} + 1 V	-	-	10	μΑ
V _{DC-ON}	Brown–in Threshold Level (V _{DC})	DC Voltage Applied to	104	114	124	V
V_{DC-OFF}	Brownout Threshold Level (V _{DC})	HV Pin Through 200 k Ω Resistor	89	99	109	V
t _{UVP}	Brownout Protection Time		0.8	1.2	1.6	S
OSCILLATO	DR SECTION					
fosc	Frequency in Nominal Mode	Center Frequency	94	100	106	kHz
f _M	Frequency Modulation		-	±6	-	kHz
fosc-G	Green-Mode Frequency		20	23	26	kHz
f _{DV}	Frequency Variation vs. V _{DD} Deviation	V_{DD} = 11 V to 22 V	_	-	5	%
f _{DT}	Frequency Variation vs. Temperature Deviation (Note 12)	$T_A = -40^{\circ}C$ to $105^{\circ}C$	-	-	5	%

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EEDBACK	INPUT SECTION					
A _V	Internal Voltage Dividing Factor of FB Pin (Note 12)		1/4.5	1/4.0	1/3.5	V/V
Z _{FB}	Pull–Up Impedance of FB Pin		15	21	27	kΩ
V _{FB-OPEN}	FB Pin Pull–Up Voltage	FB Pin Open	5.2	5.4	5.6	V
V _{FB-OLP}	FB Voltage Threshold to Trigger Open-Loop Protection		4.3	4.6	4.9	V
t _{D-OLP}	Delay of FB Pin Open–Loop Protection		46	56	66	ms
V_{FB-N}	FB Voltage Threshold to Exit Green Mode	V _{FB} is Rising	2.4	2.6	2.8	V
V_{FB-G}	FB Voltage Threshold to Enter Green Mode	V _{FB} is Falling	-	V _{FB–N} – 0.2	-	V
V _{FB-ZDC}	FB Voltage Threshold to Enter Zero-Duty State	V _{FB} is Falling	1.1	1.2	1.3	V
V _{FB-ZDCR}	FB Voltage Threshold to Exit Zero–Duty State	V _{FB} is Rising		V _{FB-ZDC} + 0.1	-	V
PK PIN SE	CTION				20	
/IPK-OPEN	IPK Pin Open Voltage		3.0	3.5	4.0	V
V _{IPK-H}	Internal Upper Clamping Voltage of IPK Pin (Note 12)			7 -	3	V
V _{IPK-L}	Internal Lower Clamping Voltage of IPK Pin (Note 12)		1.5	-		V
I _{PK}	Internal Current Source of IPK Pin	$T_{A} = -40^{\circ}C \text{ to } 105^{\circ}C,$ $V_{IPK} = 2.25 \text{ V}$	45	50	55	μΑ
I _{LMT–H}	Flat Threshold Level of Current Limit for the Highest IPK Level	V _{IPK} = 3 V	0.90	1.00	1.10	A
I _{LMT–L}	Flat Threshold Level of Current Limit for the Lowest IPK Level	V _{IPK} = 1.5 V	0.45	0.50	0.55	A
URRENT-	SENSE SECTION (Note 13)	MIT				
t _{PD}	Current Limit Turn–Off Delay (Note 14)	P.OK	-	100	200	ns
t _{LEB}	Leading-Edge Blanking Time (Note 14)	EX	160	210	260	ns
t _{SS}	Soft-Start Time (Note 12)		-	5	-	ms
GATE SECT	FION (Note 13)					
DCY _{MAX}	Maximum Duty Cycle		70	-	-	%
OVER TEM	PERATURE PROTECTION SECTION (OTP)					
T _{OTP}	Junction Temperature to Trigger OTP (Note 12)		140	_	_	°C

ELECTRICAL CHARACTERISTICS (V_{DD} = 15 V, and T_A = 25°C unless otherwise specified.) (continued)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 12. Guaranteed by design; not 100% tested in production. 13. Pulse test: pulse width \leq 300 µs, duty \leq 2%. 14. These parameters, although guaranteed, are tested in wafer–sort process.

TYPICAL CHARACTERISTICS










Figure 5. V_{DD-OFF1} vs. Temperature












Figure 11. V_{DC-OFF} vs. Temperature

TYPICAL CHARACTERISTICS (Continued)












Figure 16. f_{OSC} vs. Temperature

Figure 17. f_{OSC-G} vs. Temperature

FUNCTIONAL DESCRIPTION

Startup Operation

The HV pin is typically connected to the DC link input through one resistor (RHV), as shown in Figure 18. When the DC input voltage is applied, the V_{DD} hold–up capacitor is charged by the line voltage through the resistor. After V_{DD} voltage reaches the turn–on threshold voltage (V_{DD-ON}), the startup circuit charging the V_{DD} capacitor is switched off and V_{DD} is supplied by the auxiliary winding of the transformer. Once the GF001H starts, it continues operation until V_{DD} drops below 6 V ($V_{DD-OFF1}$). The IC startup time with a given DC input voltage is:

$$t_{\text{STARTUP}} = R_{\text{HV}} \cdot C_{\text{DD}} \cdot \ln \frac{V_{\text{DC}}}{V_{\text{DC}} - V_{\text{DD}-\text{ON}}}$$
(eq. 1)




Figure 18. Functional Description

Brown-in/out Function

The HV pin can detect the DC link voltage using a switched voltage divider that consists of external resistor (R_{HV}) and internal resistor (R_{LS}) , as shown in Figure 18. The internal DC input voltage sensing circuit detects the input voltage using a sampling circuit and peak– detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize power consumption in light–load condition.

Based on the detected DC input voltage, brown-in and brownout thresholds are determined. Since the internal resistor (R_{LS}) of the voltage divider is much smaller than R_{HV} , the thresholds are given:

$$V_{\text{BROWN-IN}} = \frac{R_{\text{HV}}}{200 \text{ k}} \cdot V_{\text{DC_ON}}$$
 (eq. 2)

$$V_{BROWNOUT} = \frac{R_{HV}}{200 \text{ k}} \cdot V_{DC_OFF}$$
 (eq. 3)

PWM Control

The GF001H employs current–mode control, as shown in Figure 19. An opto–coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor makes it possible to control the switching duty cycle. A synchronized positive slope is added to the SENSEFET current information to guarantee stable current–mode control over a wide range of input voltage. The built–in slope compensation stabilizes the current loop and prevents sub–harmonic oscillation.




Figure 19. Current Mode Control

Soft-Start

The GF001H has an internal soft-start circuit that progressively increases the pulse-by-pulse current limit level of MOSFET during startup to establish the correct working conditions for transformers and capacitors, as shown in Figure 20. The current limit levels have nine steps, as shown in Figure 21. This prevents transformer saturation and reduces stress on the secondary diode during startup.




Figure 20. Soft–Start and Current–Limit Circuit




Figure 21. Current Limit Variation During Soft-Start

Adjustable Peak Current Limit

The peak current limit is programmable using a resistor on the IPK pin. The internal current 50 μ A source for the IPK pin generates voltage drop across the resistor. The voltage of the IPK pin determines the current–limit level. Since the upper and lower clamping voltage of the IPK pin are 3 V and 1.5 V, respectively; the suggested resistor value is from 30 k Ω to 60 k Ω .

Green Mode

As output load condition is reduced, the switching loss becomes the largest power loss factor. GF001H uses the FB pin voltage to monitor output load condition. As output load decreases, V_{FB} decreases and switching frequency declines, show in Figure 22. Once V_{FB} falls to 2.4 V, the switching frequency varies between 21.5 kHz and 24.5 kHz before Burst Mode operation. At Burst Mode operation, random frequency fluctuation still functions.

As V_{FB} falls below V_{FB-ZDC} , the GF001H enters Burst Mode, where PWM switching is disabled. The output voltage starts to drop, causing the feedback voltage to rise. Once V_{FB} rises above $V_{FB-ZDCR}$, switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss to reduce power consumption, shown in Figure 23.




Figure 22. PWM Frequency




Figure 23. Burst-Mode Operation

Protections

The GF001H provides protection functions that include Overload / Open–Loop Protection (OLP) and Over–Voltage Protection (OVP). All the protections are implemented as Auto–Restart Mode. Once the fault condition is detected, switching is terminated and the SENSEFET remains off, this causes V_{DD} to fall. When V_{DD} falls to 6 V, the protection is reset and HV startup circuit charges V_{DD} up to 12 V voltage, allowing restart.

Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SENSEFET is limited and maximum input power is limited. If the output consumes more than the limited maximum power, the output voltage (V_O) drops below the set voltage. The current through the opto-coupler LED and the transistor become virtually zero and FB voltage is pulled HIGH, shown in Figure 24. If feedback voltage is above 4.6 V for longer than 56 ms, OLP is triggered. This protection is also triggered when the feedback loop is open due to a soldering defect.




Figure 24. OLP Operation


VDD Over-Voltage Protection (OVP)


If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes virtually zero. Feedback voltage climbs in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Since more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. Since V_{DD} voltage is proportional to the output voltage by the transformer coupling, the over-voltage of output is indirectly detected using VDD voltage. The OVP is triggered when V_{DD} voltage reaches 24 V. Debounce time (typically 105 μ s) is applied to prevent false triggering by switching noise.

Two-Level UVLO

Since all the protections of the GF001H are auto-restart, the power supply repeats shutdown and restart until the fault condition is removed. GF001H has two-level UVLO, which is enabled when protection is triggered, to delay the re-startup by slowing down the discharge of V_{DD} . This effectively reduces the input power of the power supply during the fault condition, minimizing the voltage/current stress of the switching devices. Figure 25 shows the normal UVLO operation and two-step UVLO operation. When V_{DD} drops to 6 V without triggering the protection, PWM stops switching and V_{DD} is charged up by the HV startup circuit. Meanwhile, when the protection is triggered, GF001H has a different V_{DD} discharge profile. Once the protection is triggered, the IC stops switching and V_{DD}

drops. When V_{DD} drops to 9 V, the operating current becomes very small and V_{DD} is slowly discharged. When V_{DD} is naturally discharged down to 6 V, the protection is reset and V_{DD} is charged up by the HV startup circuit. Once V_{DD} reaches 12 V, the IC resumes switching operation.





ORDERING INFORMATION


GF001HN 2 A 700 V -40°C to +105°C 8–Pin, Dual Inline Package (DIP) 3000 Units / Tube (Pb–Free, Halide Free) 3000 Units / Tube	Part Number	SENSEFET	Operating Temperature Range	Package	Shipping
		2 A 700 V	–40°C to +105°C		3000 Units / Tube

SENSEFET is registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



PDIP8 9.59x6.6, 2.54P CASE 646CN ISSUE O

DATE 31 JUL 2016



NOTES:

A) THIS PACKAGE CONFORMS TOBEC MS-001 VARIATION BA WHICH DEFINES
2 VERSIONS OF THE PACKAGE TERMINAL STYLE WHICH ARE SHOWN HERE.
B) CONTROLING DIMS ARE IN INCHES

C) DIMENSIONS ARE EXCLUSIVE OF BURRSMOLD FLASH, AND TIE BAR EXTRUSIONS.

D) DIMENSION AND TOLERANCES PER ASME Y14.5M-2009

DOCUMENT NUMBER:	98AON13470G	Electronic versions are uncontrolle		
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:		"CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 9.59X6.6, 2.54P		PAGE 1 OF 2	





PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD N08M TO ON SEMICONDUCTOR. REQ. BY I. CAMBALIZA.	31 JUL 2016

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product call create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>