

ON Semiconductor

FSFM260N / FSFM261N / FSFM300N Green-Mode ON Semiconductor Power Switch (FPS™)

Features

- Internal Avalanche-Rugged SenseFET
- Advanced Burst-Mode Operation Consumes Under 1W at 240V_{AC} and 0.5W Load
- Precision Fixed Operating Frequency: 67kHz
- Internal Startup Circuit
- Over-Voltage Protection (OVP)
- Overload Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Abnormal Over-Current Protection (AOCP)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current: 2.5mA
- Built-in Soft-Start: 15ms

Applications

- Power Supply for LCD TV and unitor, \ R, SVR, STB, DVD, and DVD ecoider
- Adapter

Description

The FSFM260/261/300 is an integrated Pulse Width Modulator (PWM) and SenseFET specifically designed for high-performance offline Mode Power Supplies (SMPS) with minimal entral e

This device is an in grated igh-vitage power-switching regulator that om lines a calanchic-lugged SenseFET with a circle ode P' /M control block. The PWM control r inclues called fixed-frequency oscillator, individual lockout, leading-edge blanking (LEP) of mize and driver, internal soft-start, tem, recompensated precise-current sources for a prompt ation and self-refection circuitry. On oally with discrete MOSFET and PV/M controller solutions, it can reduce total cost, component count, size, and weight while simultaneously increasing efficiency, productivity, and system reliability. This device is a basic platform for cost-effective designs of flyback converters.

Ordering Information


					Maximum Output Power ⁽¹⁾			tput Power ⁽¹⁾		
Product	PKG. ⁽⁵⁾	Operating			230V _{AC} ±15% ⁽²⁾		85-265V _{AC}		Replaces	
Number		Temp. L		Limit Max.		Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Devices	
FSFM260N	8-DIP	-25 to +85°C	1.5A	2.6Ω	23W	35W	17W	26W	5051101055	
FSFM261N	8-DIP	-25 to +85°C	1.5A	2.7Ω	23W	35W	17W	26W	FSDM0465RS FSQ0465RS	
FSFM300N	8-DIP	-25 to +85°C	1.6A	2.2Ω	26W	40W	20W	30W		

Notes:

- 1. The junction temperature can limit the maximum output power.
- 2. $230V_{AC}$ or $100/115V_{AC}$ with doubler.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambier unper ure.
- 4. Maximum practical continuous power in an open-frame design at 50°C ambient.
- 5. Eco status for all the FSFM260N, FSFM261N and FSFM300NS is RoHS.



Application Diagram



lication Figure 1. Typic ۲lybi

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin#	Name	Descript n
1	GND	Ground. This pin is the control ground and the 'ens 'ET s urce.
2	V _{CC}	Power Supply . This pin is the positive same internal operating current for both startup and steady-state operations.
3	FB	Feedback. This pin is intermediately anneal. It to be inverting input of the CVM comparator. The collector of an opto-court is type ally tied by this pin. For stable of eration, a capacitor should be placed between this pin and Gin. If the vortage of this pin paches CV, the overload protection triggers, which is a constant.
4	I _{LIM}	Peak Currant limit of the Sense FET. The feedback 0.9m. current since is constant to the parallel combination of an internal 2.8kΩ resistor and any external constant in the peak current limit.
5	JoTk	tartup. The purise connected directly, or through a resistor, to the high-voltage DC link. A artup, a internal high-voltage current source supplies internal bias and charges the external citor connected to the V _{CC} pin. Once V _{CC} reaches 12V, the internal current source tisabled. It is not recommended to connect V _{STR} and drain together.
SDE	Dr	Sens Fe i Drain. High voltage power SenseFET drain connection.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A = 25^{\circ}C$, unless otherwise specified.

Symbol	Paramet	er	Min.	Max.	Unit
V _{STR}	V _{STR} Pin Voltage		650		V
V _{DS} 1	Drain Pin Voltage of FSFM260N an	650		V	
V _{DS} 2	Drain Pin Voltage of FSFM261N				V
V _{CC}	Supply Voltage			21	V
V_{FB}	Feedback Voltage Range ⁽⁶⁾		-0.3		V
I _{DM}	Drain Current Pulsed			9.6	A
	Continuous Drain Current of	T _C = 25°C		7.2	()
ı	FSFM260 and FSFM261 ⁽⁷⁾	T _C = 100°C		1.4	
I _D	Continuous Drain Current of	T _C = 25°C		2.8	
	FSFM300 ⁽⁷⁾	T _C = 100°C		17	
	Single Pulsed Avalanche Energy ⁽⁸⁾	FSFM260 a 7FN 61		120	mJ
E _{AS}	Single Fulsed Availanche Energy	FSF'30	SO,	(8)	
P_{D}	Total Power Dissipation (T _C =25°C)) .6	1.5	W
T _J	Operating Junction Temperature		Inte mall	y Limited	°C
T _A	Operating Ambient Tempe	NO I	-25	ŀ85	°C
T _{STG}	Storage Temperati		-55	+150	°C
ESD	Electrostatic Disc arge Ca ability Human P , Jioo JESC 2-A114	ONITYON	2.0		kV
LOD	Electro: itic Discharge capability gec 'evice lodel, J'58 D.22-C	110	2.0		N.V

Notes:

- 6. Ven is it in innally classed and its maximum clamping current capability is 100μA.
- 7 Lep 'tive atting, pulse width limited by maximum junction temperature.
- ເ L=14r. ', s、ting T_J-25 ປ

Therma! Impedance

1 = 25°C unless otherwise specified.

Symbol	Parameter	Package	Value	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance ⁽⁹⁾		80	°C/W
θ _{JC}	Junction-to-Case Thermal Resistance ⁽¹⁰⁾	8-DIP	20	°C/W
Ψ_{JT}	Junction-to-Top Thermal Resistance ⁽¹¹⁾	1	35	°C/W

Notes:

- 9. Free standing with no heat-sink under natural convection.
- 10. Infinite cooling condition refer to the SEMI G30-88.
- 11. Measured on the package top surface.

Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
SenseFET	Section			•		,
BV _{DSS} 1	Drain Source Breakdown Voltage of FSFM260 and FSFM300	V _{CC} = 0V, I _D = 250μA	650			V
BV _{DSS} 2	Drain Source Breakdown Voltage of FSFM261	V _{CC} = 0V, I _D = 250μA	700			٧
I _{DSS1}	Zero Gate Voltage Drain Current1	$V_{DS} = 650V, V_{GS} = 0V,$ $T_{C} = 25^{\circ}C$		_	250	μΑ
I _{DSS2}	Zero Gate Voltage Drain Current2	$V_{DS} = 520V, V_{GS} = 0V,$ $T_{C} = 125^{\circ}C$			250	μΑ
	Static Drain Source on Resistance of FSFM260 ⁽¹²⁾				2.60	Ω
R _{DS(ON)}	Static Drain Source on Resistance of FSFM261 ⁽¹²⁾	$V_{GS} = 10V, I_D = 2.5$		2.30	2.70	Ω
	Static Drain Source on Resistance of FSFM300 ⁽¹²⁾		R	1.76	2.20	Ω
C _{OSS}	Output Capacitance of FSFM260/261	$V_{S} = 0$ $V_{DS} = 25V, f = 1MHz$	C	30		pF
t _{d(on)}	Turn-On Delay Time of FSFM260/261	50.	5	12	10	
t _r	Rise Time of FSFM260/261	$V_{DD} = .25V, I_D = 5/$		25		no
t _{d(off)}	Turn-Off Delay Time of FSFM.	V _{DD} - 323V, 1 <u>n</u> - 3/1	21	30		ns
t _f	Fall Time of FSFM26, 261	100.50)	16		
C _{OSS}	Output Capacitance FSFM 0	V _{GS} = 0V, V _{DS} = 25V, f = 1N,Hz		75		pF
t _{d(on)}	Turn-On Γ ay Time c. 300	0.01		14		
t _r	Ris me FSFN 00	2051/1		26		
t _{d(off)}	rn-Carpla,e of 5 SFM300	$I_{DL} = 325V, I_{D} = 5A$		32		ns
t _f	Fall Time FSFM3(10			25		
_ntru \rightarrow	c yn		I	I	I	I
fosc	Switching Frequency	V _{FB} = 3V	61	67	73	kHz
Δt,	Switching Frequency Stability	13V ≤ V _{CC} ≤ 18V	0	1	3	%
Δf_{OSC}	Switching requency Variation (13)	$-25^{\circ}C \le T_A \le 85^{\circ}C$	0	±5	±10	%
(FB)	Feedback Source Current	V _{FB} = GND	0.7	0.9	1.1	mA
D _{MAX}	Maximum Cuty Cycle		71	77	83	%
D _{MIN}	Minimum Duty Cycle				0	%
V _{START}			11	12	13	V
V _{STOP}	UVLO Threshold Voltage	V _{FB} = GND	7	8	9	V
t _{S/S}	Internal Soft-Start Time	V _{FB} = 3V	10	15	20	ms
Burst Mod	e Section	1	ı	•	ı	•
V _{BURH}	Durat Mada Valtania	\/ AA\/		0.50		V
V _{BURL}	Burst Mode Voltages	V _{CC} = 14V		0.35		V
	l .	i			1	

Electrical Characteristics (Continued)

 $T_A = 25$ °C unless otherwise specified.

Drotootio	Parameter		Conditio	n	Min.	Тур.	Max.	
Protection	n Section							
V_{SD}	Shutdown Feedback Voltage		$V_{FB} \ge 5.5V$		5.5	6.0	6.5	
I _{DELAY}			V _{FB} = 5V		3.5	5.0	6.5	
t_{LEB}	Leading Edge Blanking Time	(13)			200			
I _{LIMIT}	Peak Current Limit	FSFM260/ FSFM261	$T_{J} = 25^{\circ}\text{C, di/dt} = 2$	200mA/µs	1.32	1.50	1.68	
		FSFM300			1.41		1.79	
V _{OVP}	Over-Voltage Protection				18.	19.0	20.5	
T _{SD}	Thermal Shutdown Tempera	ture ⁽¹³⁾			125	140		
Total Dev	ice Section)
I_{OP}	Operating Supply Current		V _{FB} = GND, V =	: 14		3	5	
I _{START}	Start Current		$V_{CC} = 10V$ reformance reaction $V_{ST, T}$	V _{CC}	150	200	250	
I _{CH}	Startup Charging Current			nin. 50\	0.70	ი. შე	1.00	1
V_{STR}	Minimum V _{STR} Supply Voltag	ne	at Ic IN ₌ TART	7/	-6	24		V
	est: pulse width ≤ 300µs, duty ≤ teed by design; not teste	roc. tion.	MENDI	NFC	RI	VIX.		
2. Pulse te	est: pulse width ≤ 300µs, duty ≤ teed by design; not tester	FOR TION	at Is IN= START	JR O'	RI			

Typical Performance Characteristics

Graphs are normalized at T_A = 25°C.




Figure 4. Operating Supply Current (I_{OP}) vs. T_A





Figure UVL Star, Threshold Voltage (V (ART) vs. TA



Fir .re 6. UVILO Stop Threshold Voltage (V_{STOF}) vs. 7_A




Figure 7. Startup Charging Current (I_{CH}) vs. T_A




Figure 8. Switching Frequency (f_{OSC}) vs. T_A




Figure 9. Maximum Duty Cycle (D_{MAX}) vs. T_A

Typical Performance Characteristics (Continued)

Graphs are normalized at T_A = 25°C.




Figure 10. Over-Voltage Protection (V_{OVP}) vs. T_A




Figure 11. edba Source Current (IFB) vs. TA




figure S. tdown Calay Current (LELAY) is. TA




Figure 13. Burst-Mode HIGH Threshold Voltage (V_{BURH}) vs. T_A




Figure 14. Burst-Mode LOW Threshold Voltage (V_{BURL}) vs. T_A





Figure 15. Peak Current Limit (I_{LIMIT}) vs. T_A

Functional Description

generations Startup: In previous Semiconductor Power Switches (FPS™), the V_{CC} pin had an external startup resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source. At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{vcc}) connected to the V_{CC} pin, as illustrated in Figure 16. When V_{CC} reaches 12V, the FSFM260/261/300 begins switching and the internal high-voltage current source is disabled. Then, the FSFM260/261/300 continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 8V.



igu ... rnai Startuo Circuit

- 2. For the Control, as shown in Figure 17. An optocabler (sight as the FOD317A) and shunt regulator (such as if & KA421) are typically used to implement the feedlook network. Comparing the feedback voltage with the voltage across the Reense resistor makes it possible to comparing the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.57, the opto coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically occurs when the input voltage is increased or the output load is decreased.
- **2.1 Pulse-by-Pulse Current Limit**: Because current-mode control is employed, the peak current through the SenseFET is determined by the inverting input of the PWM comparator (V_{FB}^*), as shown in Figure 17. When the current through the opto-transistor is zero and the current limit pin (#4) is left floating, the feedback current source (I_{FB}) of 0.9mA flows only through the internal resistor (R+2.5R=2.8k). In this case, the cathode voltage of diode D2 and the peak drain current have maximum

values of 2.5V and 1.5A, respectively. The pulse-bypulse current limit can be adjusted using a resistor to GND on the current limit pin (#4). The current limit level using an external resistor (R_{LIM}) is given by:

$$I_{LIM} = \frac{R_{LIM} \cdot I_{LIM_SPEC}}{2.8 \text{K}\Omega + R_{LIM}} \tag{1}$$

$$\Rightarrow R_{LIM} = \frac{I_{LIM} \cdot 2.8k\Omega}{I_{LIM_SPEC} - I_{LIM}} \tag{2}$$

where, I_{LIM} is the desired drain current limit.




Figure 17. Pulse Width Mccanation (PWM) Circuit

- **?.2 Leading Edge Blanking (LE?).** At the instant the internal SenseFE is turned on a high-current spike orders through the SenseFET, caused by primary-side receivery. Excessive voltage across the R_{SENSE} resistor vould lead to incorrect feedback operation in the current-nicide PVIM control. To counter this effect, the FSFM260/261/200 employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.
- 2.3 Constant Power Limit Circuit: Due to the circuit delay of FPS, the pulse-by-pulse limit current increases a little bit when the input voltage increases. This means unwanted excessive power is delivered to the secondary side. To compensate, the auxiliary power compensation network in Figure 18 can be used. R_{LIM} can adjust pulseby-pulse current by absorbing internal current source (IFB: typical value is 0.9mA) depending on the ratio between resistors. With the suggested compensation circuit, additional current from $I_{\mbox{\scriptsize FB}}$ is absorbed more proportionally to the input voltage (VDC) and achieves constant power in wide input range. Choose R_{LIM} for proper current to the application, then check the pulseby-pulse current difference between minimum and maximum input voltage. To eliminate the difference (to gain constant power), R_{ν} can be calculated by:

$$R_{y} \cong \frac{I_{lim_spec} \times V_{dc} \times \frac{N_{a}}{N_{p}}}{I_{fb} \times \Delta I_{lim_comp}}$$
(3)

where, I_{lim_spec} is the limit current stated on the specification; N_a and N_p are the number of turns for V_{CC} and primary side, respectively; I_{fb} is the internal current source at feedback pin with a typical value of 0.9mA; and ΔI_{lim_comp} is the current difference that must be eliminated. In case of capacitor in the circuit $1\mu F$, 100V is good choice for all applications.




Figure 18. Constant Pow Limit 'rc.




Figure 19. Auto Restart Operation

3. Protection Circuit: The FSFM260/261/300 has several self protective functions, such as overload protection (OLP), over-voltage protection (OVP), and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC without external

components, the reliability is improved without increasing cost. Once the fault condition occurs, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage, 8V, the protection is reset and the internal high-voltage current source charges the V_{CC} capacitor via the Vstr pin. When V_{CC} reaches the UVLO start voltage, 12V, the FSFM260/261/300 resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated (see Figure 19).

3.1 Overload Protection (OLP): Overload is defined as the load current exceeding a prolevel due to an unexpected event. In this situat 1, the tection circuit should be activated to prof , the MPS. owever, even when the SMPS is in t' normal op at it, the overload protection circuit an activated during the load transition. To avo the un sired overation, the overload proution could designed to be activated after a sincific time to determine whether it is a ort sil ottoi. In overload situation, Because of Ise current limit capability, the maximum p k rent through the Sense'-LT is limited and, the fore the maximum input power is restricted with a given input voltage. If the outcut consumes beyond this maximum power, the nulput volvage (VO) decreases below the set voltage. This reduces the current through the opto-coupler LED. which also reduces the optocoupler transistor current, increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.5V, D1 is blocked and the 5µA cur ent source starts to charge C_B slowly up to $V_{\rm CC}$. In this condition, $V_{\rm FB}$ continues increasing until it reaches 6V, when the switching operation is terminated, as shown in Figure 20. The delay time for shutdown is he time required to charge C_B from 2.5V to 6.0V with 5µA. In general, a 10 ~ 50ms delay time is typical for most applications.




Figure 20. Overload Protection

- 3.2 Over-Voltage Protection (OVP): If the secondary side feedback circuit malfunctions or a solder defect causes an open in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an overvoltage protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the FSFM260/261/300 uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 19V, an OVP circuit is activated, terminating the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed below 19V.
- **3.3 Thermal Shutdown (TSD)**: The SenseFET and the control IC are built in one package. This allows for the control IC to detect the heat generation from the SenseFET. When the temperature exceed approximately 140°C, the thermal shutdown is active.eo.
- 3.4 Abnormal Over-Current Protection (AOCP). \hat\text{hen} the secondary rectifier diodes or the transfc shorted, a steep current with extrehig di/u. flow through the SenseFET durir the L ? th ?. Even though the FPS has overload pro tion, it not enough to protect the FPS in loss at rmal lases, since severe current stress is inposed on the SenseFFT until OLP triggers. TO IC is an internal AD IP circuit shown in Fig. e 21 Whe gate turn on signal is applied to the ower enseFET, the AOCP block is enabled an monitors the current through the sensing r stor. e v tage across the resistor is compared with a reset in DCF level. If the sensing resistor voltage is gre or that the ACCP level, the set signal is applied to the la , resulting in the shutdown of the SMPS.




Figure 21. Abnormal Over-Current Protection

- **4. Soft-Start**: The FSFM260/261/300 has an internal soft- start circuit that increases PWM comparator inverting input voltage, together with the SenseFET current, slowly after it starts up. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. It also helps prevent transformer saturation and reduce the stress on the secondary diode during startup.
- **5. Burst Operation**: To minimize nower dissipation in standby mode, the FSFM260/26′ JULE are burst mode operation. As the load decrease the fellback voltage decreases. As shown in Fig. 2′ the device automatically enters a strong of the feedback voltage drops be Verent (3° mV). At this point, switching sto, and though voltages start to drop at a rate dependent in star by current load. This causes the feedback voltage from the feed




Figure 22. Waveforms of Burst Operation

PCB Layout Guide

Due to the combined scheme, FPS shows better noise immunity than conventional PWM controller and MOSFET discrete solutions. Furthermore, internal drain current sense eliminates noise generation caused by a

sensing resistor. There are some recommendations for PCB layout to enhance noise immunity and suppress the noise inevitable in power-handling components.


There are typically two grounds in the conventional SMPS: power ground and signal ground. The power ground is the ground for primary input voltage and power, while the signal ground is ground for PWM controller. In FPS, those two grounds share the same pin, GND. Normally the separate grounds do not share the same trace and meet only at one point, the GND pin. More, wider patterns for both grounds are good for large currents by decreasing resistance.

Capacitors at the V_{CC} and FB pins should be as close as possible to the corresponding pins to avoid noise from the switching device. Sometimes Mylar® or ceramic capacitors with electrolytic for V_{CC} is better for smooth operation. The ground of these capacitors needs to connect to the signal ground not the power ground.

The cathode of the snubber diode should be close of the drain pin to minimize stray inductance. The application between primary and secondary connected to the power ground of DC line to aximize surge immunity.

Because the voltage rar e of feed. '.' is small, it is affected by the noise the d in pin. Those traces should not dray across o lose the drain inc.

In FSFM2 7/2c so, ain pins are the heat radiation pins so wic PCP pat in is recommended o decrease the pacting emperature. Drain pins are also high viage so thing pins; however, too wide PCB pat ern mainterer rate EM immunity



Mylar is a registered tradement of DuPont Teijin Films.

Typical Application Circuit

Application	FPS™ Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LCD Monitor Power Supply	FSFM300N	85-265V _{AC}	30W	5.0V (2.0A) 14V (1.4A)

Features

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 80% at universal input
- Low standby mode power consumption (<1W at 230V_{AC} input and 0.5W load)
- Enhanced system reliability through various protection functions
- Internal soft-start (15ms)

Key Design Notes

- The delay time for overload protection is designed to be about 23ms with C10₺ f33. If far _r/slower triggering of OLP is required, C105 can be changed to a smaller/larger value (e.g. 10 pF for _ms)
- The SMD-type 100nF capacitor must be placed as close as possible o V_C oin to void malfunction by abrupt pulsating noises and to improve surge immunity.

1. Schematic




Figure 24. Demonstration Circuit of FSFM300N

2. Transformer




Figure 25. Transformer Schematic Diagram

3. Winding Specification

Position	No	Pin (s→f)	Vire	√urns	Winday Method
Bottom	N _p /2	3 → 2	0.2、×1	30	Two-La ₁ /e Solen aid Winding
	Insulation:	Polyester Tape t = 2	m. Three Layers	<u> </u>	2 20/1
	N _{14V}	10	$\sqrt{\frac{1}{3} \times 2(T_i V_i V_i)}$	5	Solen aid Winding
	Insulation:	Polyeste ape t = .02	nm, Three Layers	10	IFO
	N _{5V}	٤ 6	().4() × 3(T!\V)	3	Solenoid Winding
	Insulation	olyeste Tape t = 0 025	omn, Three Layers	OK	
	,N _{5V}	7 → 6	$0.4\overline{\phi} \times 3(TIW)$	3	Solenoid Winding
	Inuori	Polyester Table t = 0.02	5mrn, Three Layers		
		7 → 6	ο 15∳ × 1	7	Center Solenoid Winding
	lı ulation:	Folyester Tapo t - 0.020	orn , Three Layers		
	N _p /2	2 → 1	0.25φ × 1	19	Center Solenoid Winding
Tup	Insulation: F	Polyester Tane t - 0.025	nm, Two Layers		

4. Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1 - 3	1.2mH ± 10%	67kHz, 1V
Leakage	1 - 3	15µH Maximum	Short all other pins


5. Core & Bobbin

■ Core: EER3016 (Ae=109.7mm²)

■ Bobbin: EER3016

6. Evaluation Board Part List

Part	Value	Note	Part	Value	Note
	Resi	stor		Indu	ictor
R101	1ΜΩ	1W	L201	5µH	5A Rating
R102	75kΩ	1/2W	L202	5µH	5A Rating
R103	51kΩ	1W		Die	ode
R105	100Ω	1/4W	D101	IN4007	1A, 1000V General-Purpose Rectifier
R108	10kΩ	1/4W	D102	UF4004	1A, 400\/ Ultrafast Rectifier
R201	1kΩ	1/4W	ZD101	1N4745A	16V ner Diode (optinal)
R202	1.2kΩ	1/4W	D201	MBRF10H1C	10 10L o lottky Rectifier
R203	18kΩ	1/4W	D202	MBRF1	10A F V Schotky Rectifier
R204	8kΩ	1/4W		I	C
R205	8kΩ	1/4W	IC101	SFIL DON	ŕPS™
	Сара	citor	IC301	1 (TL431)	Voltage Reference
C101	150nF/275V _{AC}	Box Capacitor	IC ₂ ?	FOD817A	1) to-Coupler
C102	150nF/275V _{AC}	Box Capacitor		Fu	ISE
C103	100μF/400V	Electrolytic Capa or	use	2× /250V	1/2/
C104	3.3nF/630V	Film Ca, v.		N.	TC
C105	33nF/50V	ram, Rap Ritor	PT101	<u>20-9</u> (
C106	100nF/50V	SMD 206)	7/1/	Bric'ge	Diode
C107	47µF/50	Ele Capricitor	ВГ 101	2KP?(6M2N257	Bridge Diode
C201	11,041/25	w-ESR E'e trolytic Capticitor		Line	Filter
C202	1000uF/ ² /	Low-ESR Electrolytic Capacitor	LF:101	34mH	
7203	2_J0μF/10 /	Low ESP Electro vtio		Trans	former
C2-4	1000µF/10V	Low-ESR Electrolytic Capacitor	T1	EER3016	Ae=109.7mm ²
C205	47nF/50V	Ceramic Capacitor			
C;301	4.7nF/1kV	Ceramic Capacitor			



S: UNLESS OTHERWISE SPECIFIED

- A' THIS PACKAGE CONFORMS TO JEDEC MS-601 VARIATION BA
- BIALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 26. 8-Lead Dual Inline Package (DIP)



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative