

ESD Protection DiodeMicro-Packaged Diodes for ESD Protection **ESD7571, SZESD7571**

The ESD7571 is designed to protect voltage sensitive components that require ultra-low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, high breakdown voltage, high linearity, low leakage, and fast response time make these parts ideal for ESD protection on designs where board space is at a premium. It has industry leading capacitance linearity over voltage making it ideal for RF applications. This capacitance linearity combined with the extremely small package and low insertion loss makes this part well suited for use in antenna line applications for wireless handsets and terminals.

Features

• Industry Leading Capacitance Linearity Over Voltage

• Ultra-Low Capacitance: 0.35 pF Max

Stand-off Voltage: 5.3 VLow Leakage: < 1 nA

• Low Dynamic Resistance: $< 1 \Omega$

• IEC61000-4-2 Level 4 ESD Protection

• 1000 ESD IEC61000-4-2 Strikes ±8 kV Contact / Air Discharged

 SZESD7571MXWT5G – Wettable Flank Package for Optimal Automated Optical Inspection (AOI)

 S and SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable

 These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- RF Signal ESD Protection
- RF Switching, PA, and Antenna ESD Protection
- Near Field Communications
- USB 2.0, USB 3.0

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
IEC 61000-4-2 Contact (ESD) (Note 1) IEC 61000-4-2 Air (ESD) (Note 1)	ESD ESD	±20 ±20	KV kV
IEC 61000-4-5 (ESD) (Note 2)	ESD	2.2	Α
Total Power Dissipation (Note 3) @ T _A = 25°C Thermal Resistance, Junction–to–Ambient	${\sf P}_{\sf D} \ {\sf R}_{ heta \sf JA}$	300 400	mW °C/W
Junction and Storage Temperature Range	T _J , T _{stg}	–55 to +150	ô
Lead Solder Temperature – Maximum (10 Second Duration)	T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. At least 10 discharges at T_A = 25°C, per IEC61000-4-2 waveform.
- 2. Non-repetitive current pulse at $T_A = 25$ °C, per IEC61000-4-5 waveform.

1

3. Mounted with recommended minimum pad size, DC board FR-4



MARKING DIAGRAM



X2DFN2 CASE 714AB



D = Specific Device Code

M = Date Code



X2DFNW2 CASE 711BG



J = Specific Device Code

M = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
ESD7571N2T5G	X2DFN2 (Pb-Free)	8000 / Tape & Reel
SESD7571N2T5G	X2DFN2 (Pb-Free)	8000 / Tape & Reel
SZESD7571N2T5G	X2DFN2 (Pb-Free)	8000 / Tape & Reel
SZESD7571MXWT5G	X2DFNW2 (Pb-Free)	8000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ESD7571, SZESD7571

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter		
I _{PP}	Maximum Reverse Peak Pulse Current		
V _C	Clamping Voltage @ I _{PP}		
V_{RWM}	Working Peak Reverse Voltage		
I _R	Maximum Reverse Leakage Current @ V _{RWM}		
V_{BR}	Breakdown Voltage @ I _T		
I _T	Test Current		

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}				5.3	V
Breakdown Voltage	V_{BR}	I _T = 1 mA (Note 4)	7.0			V
Reverse Leakage Current	I _R	V _{RWM} = 5.3 V		< 1	50	nA
Clamping Voltage	V _C	I _{PP} = 1 A (Note 5)		13	15	V
Junction Capacitance	CJ	$V_R = 0 \text{ V, } f = 1 \text{ MHz}$ $V_R = 0 \text{ V, } f = 1 \text{ GHz}$		0.24 0.24	0.35 0.35	pF
Dynamic Resistance	R_{DYN}	TLP Pulse		0.8		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. Breakdown voltage is tested from pin 1 to 2 and pin 2 to 1.
- 5. Non-repetitive current pulse at 25°C, per IEC61000-4-5 waveform.

TYPICAL CHARACTERISTICS




Figure 1. Typical IEC61000-4-2 + 8 kV Contact ESD Clamping Voltage




Figure 2. Typical IEC61000-4-2 - 8 kV Contact ESD Clamping Voltage

ESD7571, SZESD7571

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. Typical Positive TLP IV Curve

Figure 6. Typical Negative TLP IV Curve

NOTE: TLP parameter: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 300 \text{ ps}$, averaging window: $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 7. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 8 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 7. Simplified Schematic of a Typical TLP System




Figure 8. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

ESD7571, SZESD7571

TYPICAL CHARACTERISTICS




Figure 9. IV Characteristics

Figure 10. CV Characteristics





Figure 11. RF Insertion Loss

Figure 12. Capacitance over Frequency





GENERIC MARKING DIAGRAM*



XX = Specific Device Code = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present. Some products may not follow the Generic Marking.

* FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15241G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	X2DFNW2 1.00x0.60x0.37, 0.65P		PAGE 1 OF 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.







X2DFN2 1.00x0.60x0.37, 0.65P CASE 714AB **ISSUE C**

DATE 21 FEB 2024



TOP VIEW






NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS.
- 3. EXPOSED COPPER ALLOWED AS SHOW.

DIM	MILLIMETERS			
INII	MIN.	NOM.	MAX.	
А	0.34	0.37	0.40	
A1		0.03	0.050	
b	0.20	0.25	0.30	
D	0.95	1.00	1.05	
Е	0.55	0.60	0.65	
е	0.65 BSC			
L	0.45	0.50	0.55	



RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON98172F	DN98172F Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	X2DFN2 1.00x0.60x0.37, 0.65P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales