### EEPROM Serial 8-Kb I<sup>2</sup>C **Dual Port**

#### Description

The CAT24C208 is an EEPROM Serial 8-Kb I<sup>2</sup>C Dual Port internally organized as 4 segments of 256 bytes each. The CAT24C208 features a 16-byte page write buffer and can be accessed from either of two separate I<sup>2</sup>C compatible ports, DSP (SDA, SCL) and DDC (SDA, SCL).

Arbitration between the two interface ports is automatic and allows the appearance of individual access to the memory from each interface.

#### Features

- Supports Standard and Fast I<sup>2</sup>C Protocol
- 2.5 V to 5.5 V Operation
- 16-Byte Page Write Buffer
- Schmitt Triggers and Noise Protection Filters on I<sup>2</sup>C Bus Input
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- This Device is Pb–Free, Halogen Free/BFR Free, and RoHS Compliant in our


# ON

#### **ON Semiconductor®**

www.onsemi.com


SOIC-8 W SUFFIX CASE 751BD





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



NENDE



#### **Table 1. PIN DESCRIPTION**

Pin Number	Pin Name	Function
1	DSP V <sub>CC</sub>	Device power from display controller
2	DSP SCL	The CAT24C208 DSP serial clock bidirectional pin is used to clock all data transfers into or out of the device DSP SDA pin and is also used to block DSP Port access when DDC Port is active.
3	DSP SDA	DSP Serial Data/Address. The bidirectional DSP serial data/address pin is used to transfer data into and out of the device from a display controller. The DSP SDA pin is an open drain output and can be wireOR'ed with other open drain or open collector outputs.
4	V <sub>SS</sub>	Device ground.
5	DDC SDA	DDC Serial Data/Address. The bidirectional DDC serial data/address pin is used to transfer data into and out of the device from a DDC host. The DDC SDA pin is an open drain output and can be wire–OR'ed with other open drain or open collector outputs.
6	DDC SCL	The CAT24C208 DDC serial clock bidirectional pin is used to clock all data transfers into or out of the device DDC SDA pin, and is used to block DDC Port for access when DSP Port is active.
7	EDID SEL	EDID select. The CAT24C208 EDID select input selects the active bank of memory to be accessed via the DDC SDA/SCL interface as set in the configuration register.
8	DDC V <sub>CC</sub>	Device power when powered from a DDC host.

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
Temperature Under Bias	-55 to +125	°C
Storage Temperature	65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-2.0 to +V <sub>CC</sub> +2.0	V
V <sub>CC</sub> with Respect to Ground	-2,0 to +7.0	V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0	W
Lead Soldering Temperature (10 secs)	300	°C
Output Short Circuit Current (Note 2)	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

- Stresses exceeding trose inter in the Maximum Planny's table findy damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
   The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods of less than 20 ns.
   Output shorted for no more than one second. No more than one output shorted at a time.

## Table 3. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Units
N <sub>END</sub> (Note 3)	Endurance	MIL-STD-883, Test Method 1033	1,000,000	Cycles/Byte
T <sub>DR</sub> (Note 3)	Data Retention	MIL-STD-883, Test Method 1008	100	Years
V <sub>ZAP</sub> (Note 3)	ESD Susceptibility	JEDEC Standard JESD 22	2000	Volts
I <sub>LTH</sub> (Notes 3 and 4)	Latch-up	JEDEC Standard 17	100	mA

3. This parameter is tested initially and after a design or process change that affects the parameter.

4. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V<sub>CC</sub> +1 V.

#### Table 4. CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5 V$ )

	Symbol	Parameter	Conditions	Min	Тур	Max	Units
С	C <sub>I/O</sub> (Note 5)	Input/Output Capacitance (Either DSP or DDC SDA)	$V_{I/O} = 0 V$			8	pF
C	C <sub>IN</sub> (Note 5)	Input Capacitance (EDID, Either DSP or DDC SCL)	$V_{IN} = 0 V$			6	pF

5. This parameter is tested initially and after a design or process change that affects the parameter.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
I <sub>CC</sub>	Power Supply Current	f <sub>SCL</sub> = 100 KHz			3	mA
I <sub>SB</sub>	Standby Current (V <sub>CC</sub> = 5.0 V)	$V_{IN}$ = GND or either DSP or DDC $V_{CC}$			50	μΑ
ILI	Input Leakage Current	$V_{IN}$ = GND to either DSP or DDC $V_{CC}$			10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = GND to either DSP or DDC $V_{CC}$			10	μΑ
V <sub>IL</sub>	Input Low Voltage		-1		V <sub>CC</sub> x 0.3	V
VIH	Input High Voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
VHYS	Input Hysteresis		0.05			V
V <sub>OL1</sub>	Output Low Voltage (V <sub>CC</sub> = 3 V)	I <sub>OL</sub> = 3 mA			0.4	V
V <sub>CCL1</sub>	Leakage DSP $V_{CC}$ to DDC $V_{CC}$				±100	μΑ
V <sub>CCL2</sub>	Leakage DDC V <sub>CC</sub> to DSP V <sub>CC</sub>				±100	μΑ

#### Table 5. D.C. OPERATING CHARACTERISTICS (V<sub>CC</sub> = 2.5 V to 5.5 V, unless otherwise specified.)

Table 6. A.C.	CHARACTERISTICS (V <sub>CC</sub> = 2.5 V to 5.5 V, unless otherwise specified.)		, GT	7
Symbol	Parameter	Min	Max	Units
READ & WRITH	E CYCLE LIMITS			
F <sub>SCL</sub>	Clock Frequency	11	400	kHz
T <sub>I</sub> (Note 6)	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns
t <sub>AA</sub>	SCL Low to SDA Data Out and ACK Out		0.9	μs
t <sub>BUF</sub> (Note 6)	Time the Bus Must be Free Before a New Transmission Can Start	1.3		μs
t <sub>HD:STA</sub>	Start Condition Hold Time	0.6		μs
t <sub>LOW</sub>	Clock Low Period	1.3		μs
thigh	Clock High Period	0.6		μs
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	0.6		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		ns
t <sub>SU:DAT</sub>	Data In Setup Time	100		ns
t <sub>R</sub> (Note 6)	SDA and SCL Rise Time		300	ns
t <sub>F</sub> (Note 6)	SDA and SCL Fall Time		300	ns
t <sub>SU:STO</sub>	Stop Condition Setup Time	0.6		μs
t <sub>DH</sub>	Data Out Hold Time	100		ns

Table 7. POWER-UP TIMING (Notes 6 and 7)

Symbol	Parameter	Min	Тур	Мах	Units
t <sub>PUR</sub>	Power-up to Read Operation			1	ms
t <sub>PUW</sub>	Power-up to Write Operation			1	ms

6. This parameter is tested initially and after a design or process change that affects the parameter.
7. t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.

#### Table 8. WRITE CYCLE LIMITS

Symbol	Parameter	Min	Тур	Мах	Units
t <sub>WR</sub>	Write Cycle Time			5	ms

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

#### **Functional Description**

The CAT24C208 has a total memory space of 1K bytes which is accessible from either of two  $I^2C$  interface ports, (DSP\_SDA and DSP\_SCL) or (DDC\_SDA and DDC\_SCL), and with the use of segment pointer at address 60h. On power up and after any instruction, the segment pointer will be in segment 00h for DSP and in segment 00h of the bank selected by the configuration register for DDC.

The entire memory appears as contiguous memory space from the perspective of the display interface (DSP\_SDA and DSP\_SCL), see Figure 4, and Figures 14 to Figure 21 for a complete description of the DSP Interface.

A configuration register at addresses 62/63h is used to configure the operation and memory map of the device as seen from the DDC interface, (DDC\_SDA and DDC\_SCL).


Read and write operations can be performed on any location within the memory space from the display DSP interface regardless of the state of the EDID SEL pin or the activity on the DDC interface. From the DDC interface, the memory space appears as two 512 byte banks of memory, with 2 segments each 00h and 01h in the upper and lower bank, see Figure 3.

Each bank of memory can be used to store an E–EDID data structure. However, only one bank can be read through the DDC port at a time. The active bank of memory (that is, the bank that appears at address A0h on the DDC port) is controlled through the configuration register at 62/63h and the EDID SEL pin.

No write operations are possible from the DDC interface unless the DDC Write Enable bit is set (WE = 1) in the device configuration register at device address 62h.

The device automatically arbitrates between the two interfaces to allow the appearance of individual access to the memory from each interface.

In a typical E–EDID application the EDID\_SEL pin is usually connected to the "Analog Cable Detect" pin of a VESA M1 compliant, dual–mode (analog and digital) display. In this manner, the E–EDID appearing at address A0h on the DDC port will be either the analog or digital E–EDID, depending on the state of the "Analog Cable Detect" pin (pin C3 of the M1–DA connector). See Figure 2.



#### I<sup>2</sup>C Bus Protocol

The following defines the features of the I<sup>2</sup>C bus protocol:

- 1. Data transfer may be initiated only when the bus is not busy.
- 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

#### **START Condition**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of either SDA when the respective SCL is HIGH. The CAT24C208 monitors the SDA and SCL lines and will not respond until this condition is met.

#### **STOP Condition**

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.


#### Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the respective SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The CAT24C208 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT24C208 is in a READ mode it transmits 8 bits of data, releases the respective SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT24C208 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

After an unsuccessful data transfer an acknowledge will not be issued (NACK) by the slave (CAT24C208), and the master should abort the sequence. If continued the device will read from or write to the wrong address in the two instruction format with the segment pointers.



#### **Device Addressing**

#### **DDC Interface**

Both the DDC and DSP interfaces to the device are based on the  $I^2C$  bus serial interface. All memory space operations are done at the A0/A1 DDC address pair. As such, all write operations to the memory space are done at DDC address A0h and all read operations of the memory space are done at DDC address A1h.

Figure 6 shows the bit sequence of a random read from anywhere within the memory space. The word offset

determines which of the 256 bytes within segment 00h is being read. Here the segment 00h can be at the lower or upper bank depending on the configuration register.

Sequential reads can be done in much the same manner by reading successive bytes after each acknowledge without generating a stop condition. See Figure 7. The device automatically increments the word offset value (8–bit value) and with wraparound in the same segment 00h to read maximum of 256 bytes.

#### WORD OFFSET

START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP

#### Figure 6. Random Access Read (Segment 00h only)

WORD OFFSET

START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	START	1010 0001	ACK	DATA0	ACK	 DATAN	NOACK	STOP

#### Figure 7. Sequential Read (Segment 00h only)

Figures 8 and 9 show the byte and page write respectively. The configuration register must have the WE bit set to 1 prior to any write on DDC Port. Only the segment 00h can be accessed of either lower or upper bank.

#### WORD OFFSET

						l l								
START	START 1010 0000 ACK A7 – A0 A						ACK	DATA	ACK		STOP			
	Figure 8. Byte Write (Segment 00h only)													
START	1010 0000	ACK	A7 – A0 A	DDRESS	ACK	DATA0	ACK		DATA15	ACK	STOP			
								N						

Figure 9. Page Write (Segment 00h only)

The segment pointer is at the address 60h and is write-only. This means that a memory access at 61h will give undefined results. The segment pointer is a volatile register. The device configuration register at 62/63 (hex) is a non-volatile register. The configuration register will be shipped in the erased (set to FFh) state.

The segment pointer is used to expand the available DDC address space while maintaining backward compatibility with older DDC interfaces such as DDC2B. For each value of the 8-bit segment pointer one segment (256 bytes) is available at the A0/A1 pair. The standard DDC 8-bit address is sufficient to address each of the 256 bytes within a 1 ,C

segment. Note that if the segment pointer is set to 00h then the device will behave like a standard DDC2B EEPROM.

Read and write with segment pointer can expand the addressable memory to 512 bytes in each bank with wraparound to the next segment in the same bank only. The two banks can be individually selected by the configuration register and EDID Sel pin, as shown in Table 10. The segments are selected by the two bits  $S_1S_0 = 00$  or 01 in the segment address.

Figures 10 to 13 show the random read, sequential read, byte write and page write.

START	0110 0000	ACK	xxxx xxS <sub>1</sub> S <sub>0</sub> Segment ADDRESS	ACK							
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP	
~	Figure 10 Bandom Access Bead										

#### Figure 10. Random Access Read

START	0110 0000	ACK	xxxx xxS <sub>1</sub> S <sub>0</sub> Segment A	ADDRESS	ACK							
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	START	1010 0001	ACK	DATA0	ACK	 DATAN	NOACK	STOP

#### Figure 11. Sequential Read

START	0110 0000	ACK	xxxx xxS <sub>1</sub> S <sub>0</sub> Segment /	xxxx xxS <sub>1</sub> S <sub>0</sub> Segment ADDRESS			
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	DATA	ACK	STOP

#### Figure 12. Byte Write

START	0110 0000	ACK	xxxx xxS $_1$ S $_0$ Segment ADDRESS		ACK				
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	DATA0	ACK	 DATA15	ACK	STOP

#### Figure 13. Page Write

#### **DSP** Interface

The DSP interface is similar to I<sup>2</sup>C bus serial interface. Without the segment pointer, the maximum accessible memory space is 256 bytes of segment 00h only. In the sequential mode the wrap around will be in the same segment also. Figures 14 to 17 show the read and write on the DSP Port.

START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP
Figure 14. Random Access Read										

START	1010 0	000 ACK	K A7 – A	0 ADDRESS	ACK	START	1010	0001	ACK	DATA	0 ACI	< .		DATAN	NOACK	STOP
					Fig	ure 15.	Seque	ential	Read							
r																
STAF	RT	1010	0000	ACK		A7 – A0	ADDRE	ESS		ACK	D	ATA		ACK	ST	ΌΡ
	Figure 16. Byte Write															
START	START     1010 0000     ACK     A7 - A0 ADDRESS     ACK     DATA0     ACK      DATA15     ACK     STOP															
	Figure 17. Page Write															
	The segment pointer is used to expand the available DSP port addressable memory to 1 k bytes, divided into four Figures 18 to 21 show the random read, sequential read, byte															
			-	four segme						age wr	ite.	ran	luom	reau, seq	uentiai re	au, byte
8		)									ite)	e,		$0^{\prime}$		
START	01	10 0000	ACK	xxxx xxS	S <sub>1</sub> S <sub>0</sub> Se	egment A	DDRE	ss	ł	АСК	ons	~	K) /			
START	10	10 0000	ACK	A7 -	A0 AD	DRESS		ACI	K ST	TART ·	1010.00	01	ACK	DATA	NOACK	STOP
-	•				Figure	e 18. Ra	ndom	Acce	ss Re	ad	0.					
					9	C	$)_{\alpha}$	~	$\hat{a}$	16.						
START	0110 0	000 ACH	xxxx x	$\alpha S_1 S_0 Segm$	ent AD	DRESS	<p< td=""><td>ACK</td><td><u>O</u>r</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></p<>	ACK	<u>O</u> r							
START	1010 0	000 ACH	K A7 – A	0 ADDRESS	ACF	C STAI	रा 📊	010 00	01 A	CK DA	TAO A	СК		. DATAN	NOACK	STOP
	Figure 19. Sequential Read															
OTADT		10.0000		- EF												

START	0110 0000	ACK	xxxx xxS <sub>1</sub> S <sub>0</sub> Segment ADDRESS	gment ADDRESS ACK					
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	DATA	ACK	STOP		
<	HIS	4	Figure 20. Byte	e Write					

#### Figure 20. Byte Write

START	0110 0000	ACK	xxxx xxS $_1$ S $_0$ Segment ADDRESS			ACK			
START	1010 0000	ACK	A7 – A0 ADDRESS	ACK	DATA0	ACK	 DATA15	ACK	STOP

#### Figure 21. Page Write

#### Arbitration

The device performs a simplistic arbitration between the DDC and DSP ports. While the arbitration scheme described is not foolproof, it does prevent most errors.

Arbitration logic within the device monitors activity on DDC\_SCL and DSP\_SCL. When both I<sup>2</sup>C ports are idle, DDC\_SCL and DSP\_SCL are both high and the arbitration logic is inactive. When a START condition is detected on

Table 9. CONFIGURATION REGISTER

either port, the opposite port SCL line is pulled low, holding off activity on that port. When the initiating SCL line has remained high for one full second, the arbitration logic assumes that the initiating devices is finished and releases the other SCL line. If the non-initiating device has been waiting for access, it can now read or write the device.

Register Function	MSB							
	7	6	5	4	3	2	1	0
Configuration Register	Х	Х	х	х	WE	AB1	AB0	NB

#### **Function Description**

NB:	Number of memory banks in DDC port memory map. 0 = 2 Banks, 1 = 1 Bank							
AB0:	Active Bank Control Bit 0 (See Table 10)							
AB1:	Active Bank Control Bit 1 (See Table 10)							
WE DDC:	Write Enable 0 = Write Disabled, 1= Write Enabled (Note 8)							

8. WE affects only write operations from the DDC port, not the display port. The display port always has write access.

#### Table 10. CONFIGURATION REGISTER TRUTH TABLE

AB1	AB0	NB	EDID Select Pin Active Bank
0	X	0	0 S Lower Bank
0	X	0	1 Upper Bank
1	0	0	X Lower Bank
1	1	0	X Upper Bank
Х	Х	1	Lower (only) Bank

The configuration register is a non-volatile register and is available from either DSP or DDC port at address 62h / 63h for write and read resp.

#### Table 11. READ CONFIGURATION REGISTER

START	0110 0011	ACK	DATA	NO ACK	STOP

#### Table 12. WRITE CONFIGURATION REGISTER

START 0110 0010	ACK	DUMMY ADDRESS	ACK	XXXX WE AB1 AB0 NB	ACK	STOP
~~~						

#### **ORDERING INFORMATION**

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping <sup>†</sup>
CAT24C208WI-GT3	24C208WI	SOIC-8	Industrial	NiPdAu	Tape & Reel, 3,000 Units / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

9. All packages are RoHS-compliant (Lead-free, Halogen-free).

10. The standard lead finish is NiPdAu.


11. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.

# **Onsem**í.


SOIC-8, 150 mils CASE 751BD ISSUE O

DATE 19 DEC 2008



TOP VIEW


SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°



SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.



END VIEW

DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC 8, 150 MILS		PAGE 1 OF 1				
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi asume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.							

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>