onsemi

Plastic Medium-Power Silicon Transistors 2N6387, 2N6388

These devices are designed for general-purpose amplifier and low-speed switching applications.

Features

- High DC Current Gain h_{FE} = 2500 (Typ) @ I_C = 4.0 Adc
- Collector–Emitter Sustaining Voltage @ 100 mAdc
 V_{CEO(sus)} = 60 Vdc (Min) 2N6387

= 80 Vdc (Min) - 2N6388

- Low Collector-Emitter Saturation Voltage V_{CE(sat)} = 2.0 Vdc (Max) @ I_C = 5.0 Adc – 2N6387, 2N6388
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- These Devices are Pb-Free and are RoHS Compliant*

MAXIMUM RATINGS (Note 1)

Rating		Symbol	Value	Unit
Collector-Emitter Voltage	2N6387 2N6388	V _{CEO}	60 80	Vdc
Collector-Base Voltage	2N6387 2N6388	V _{CB}	60 80	Vdc
Emitter-Base Voltage		V_{EB}	5.0	Vdc
Collector Current – Continuous – Peak		۱ _C	10 15	Adc
Base Current		Ι _Β	250	mAdc
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above 25°C		PD	65 0.52	W W/°C
Total Power Dissipation @ T _A = 25°C Derate above 25°C		P _D	2.0 0.016	W W/°C
Operating and Storage Junction, Temperature Range		T _J , T _{stg}	-65 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Indicates JEDEC Registered Data.


THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.92	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W

DARLINGTON NPN SILICON POWER TRANSISTORS 8 AND 10 AMPERES 65 WATTS, 60 – 80 VOLTS



MARKING DIAGRAM



=	PD-Free P	rackage
=	Assembly	Location

- = Year
- WW = Work Week

G A

Υ

ORDERING INFORMATION

Device	Package	Shipping [†]
2N6387G	TO–220 (Pb–Free)	50 Units / Rail
2N6388G	TO-220 (Pb-Free)	50 Units / Rail

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D.</u>

*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Power Derating

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted) (Note 2)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Sustaining Voltage (Note 3) $(I_{C} = 200 \text{ mAdc}, I_{B} = 0)$	2N6387 2N6388	V _{CEO(sus)}	60 80		Vdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 80 \text{ Vdc}, I_B = 0$)	2N6387 2N6388	I _{CEO}		1.0 1.0	mAdc
	2N6387 2N6388 2N6387 2N6388	ICEX		300 300 3.0 3.0	μAdc mAdc
Emitter Cutoff Current (V_{BE} = 5.0 Vdc, I_C = 0)		I _{EBO}	-	5.0	mAdc
ON CHARACTERISTICS (Note 3)					
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 3.0 Vdc) (I _C = 1 0 Adc, V _{CE} = 3.0 Vdc)	2N6387, 2N6388 2N6387, 2N6388	h _{FE}	1000 100	20,000 -	_
Collector–Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}, I_B = 0.01 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	2N6387, 2N6388 2N6387, 2N6388	V _{CE(sat)}		2.0 3.0	Vdc
$\begin{array}{l} \text{Base-Emitter On Voltage} \\ (I_C = 5.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}) \\ (I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}) \end{array}$	2N6387, 2N6388 2N6387, 2N6388	V _{BE(on)}		2.8 4.5	Vdc

DYNAMIC CHARACTERISTICS

Small–Signal Current Gain (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc, f _{test} = 1.0 MHz)	h _{fe}	20	-	-
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	-	200	pF
Small–Signal Current Gain (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc, f = 1.0 kHz)	h _{fe}	1000	-	-

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Indicates JEDEC Registered Data.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

2N6387, 2N6388






Figure 2. Switching Times Test Circuit














Figure 5. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}$ C; T_{C} is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^{\circ}$ C. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown








Figure 12. Collector Cut-Off Region




Figure 13. Darlington Schematic

onsemi

	TO-22 CASE 2 ISSUE	21A					DATE	13 JAN 2022
SCALE 1:1		PLANE 1 2 3.	. CONT . DIMEI LEA	ROLLING D NSION Z DE D IRREGUL/ WIDTH FOR	AND TOLERAI IMENSION: IN FINES A ZONI ARITIES ARE A F102 DEVICE	NCHES E WHERE AL ALLOWED. E = 1.35MM	L BODY AND	
A A				INC	1	MILLIM		
	Ŭ		DIM	MIN.	MAX.	MIN.	MAX.	
1 2 3			A	0.570	0.620	14.48	15.75	
			B	0.380	0.415	9.66	10.53	
<u>╄</u> <u></u>			C D	0.160	0.190	4.07	4.83	
			F	0.025	0.038	0.64 3.60	0.96 4.09	
Z-J K			G	0.095	0.101	2.42	2.66	
			н	0.110	0.161	2.42	4.10	
				0.014	0.024	0.36	0.61	
			ĸ	0.500	0.562	12.70	14.27	
∨4	R —		L	0.045	0.060	1.15	1.52	
G	J → →		N	0.190	0.210	4.83	5.33	
D			Q	0.100	0.120	2.54	3.04	
N			R	0.080	0.110	2.04	2.79	
			s	0.045	0.055	1.15	1.41	
			т	0.235	0.255	5.97	6.47	
			U	0.000	0.050	0.00	1.27	
			V	0.045		1.15		
			Z		0.080		2.04	
STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR 4. EMITTER	3. 0	CATHODI NODE GATE NODE		2. MA 3. GA	in terminal In terminal Te In terminal	.2	
STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 6: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE	3. 0	Cathodi Node Cathodi Node	E	STYLE 8: PIN 1. CA 2. AN 3. EX 4. AN	ode Ternal Trip	/DELAY	
STYLE 9: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 10: PIN 1. GATE 2. SOURCE 3. DRAIN 4. SOURCE	3. 0	OURCE		2. MA 3. GA	NIN TERMINAL NIN TERMINAL TE DT CONNECTI	.2	

 DOCUMENT NUMBER:
 98ASB42148B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TO-220
 PAGE 1 OF 1

 onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi asime any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>