

2 A Output Current, High Speed MOSFET Gate Driver Optocoupler

FOD3180

Description

The FOD3180 is a 2 A Output Current, High Speed MOSFET Gate Drive Optocoupler. It consists of a aluminium gallium arsenide (AlGaAs) light emitting diode optically coupled to a CMOS detector with PMOS and NMOS output power transistors integrated circuit power stage. It is ideally suited for high frequency driving of power MOSFETs used in Plasma Display Panels (PDPs), motor control inverter applications and high performance DC/DC converters.

The device is packaged in an 8-pin dual in-line housing compatible with 260°C reflow processes for lead free solder compliance.


Features

- Guaranteed Operating Temperature Range of -40°C to +100°C
- 2 A Minimum Peak Output Current
- High Speed Response: 200 ns Max Propagation Delay over Temperature Range
- 250 kHz Maximum Switching Speed
- 30 ns Typ Pulse Width Distortion
- Wide V_{CC} Operating Range: 10 V to 20 V
- 5000 Vrms, 1 Minute Isolation
- Under Voltage Lockout Protection (UVLO) with Hysteresis
- Minimum Creepage Distance of 7.0 mm
- Minimum Clearance Distance of 7.0 mm
- C-UL, UL and VDE* Approved
- R_{DS(ON)} of 1.5 Ω (Typ.) Offers Lower Power Dissipation
- 15 kV/μs Minimum Common Mode Rejection
- These are Pb-Free Devices


Applications

- Plasma Display Panel
- High Performance DC/DC Convertor
- High Performance Switch Mode Power Supply
- High Performance Uninterruptible Power Supply
- Isolated Power MOSFET Gate Drive


*Requires "V" ordering option




PDIP8 6.6x3.81, 2.54P
CASE 646BW



PDIP8 9.655x6.6, 2.54P
CASE 646CQ




PDIP8 GW
CASE 709AC




PDIP8 GW
CASE 709AD

MARKING DIAGRAM



- 3180 = Device Number
- V = VDE Mark (NOTE: Only Appears on Parts Ordered with VDE Option – See Order Table)
- XX = Two Digit Year Code, e.g., '03'
- YY = Two Digit Work Week, Ranging from '01' to '53'
- B = Assembly Package Code

FUNCTIONAL BLOCK DIAGRAM



NOTE: A 0.1 μF bypass capacitor must be connected between pins 5 and 8.

ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

FOD3180

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

| Symbol | Parameter | Value | Unit |
|-----------------------------------|---|----------------------|------|
| T _{STG} | Storage Temperature | -40 to +125 | °C |
| T _{OPR} | Operating Temperature | -40 to +100 | °C |
| T _J | Junction Temperature | -40 to +125 | °C |
| TSOL | Lead Solder Temperature | 260 for 10 sec. | °C |
| I _{F(AVG)} | Average Input Current (Note 1) | 25 | mA |
| I _{F(tr, ff)} | LED Current Minimum Rate of Rise/Fall | 250 | ns |
| I _{F(TRAN)} | Peak Transient Input Current (<1 μs Pulse Width, 300 pps) | 1.0 | A |
| V _R | Reverse Input Voltage | 5 | V |
| I _{OH(PEAK)} | "High" Peak Output Current (Note 2) | 2.5 | A |
| I _{OL(PEAK)} | "Low" Peak Output Current (Note 2) | 2.5 | A |
| V _{CC} - V _{EE} | Supply Voltage | -0.5 to 25 | V |
| V _{O(PEAK)} | Output Voltage | 0 to V _{CC} | V |
| P _O | Output Power Dissipation (Note 3) | 250 | mW |
| P _D | Total Power Dissipation (Note 4) | 295 | mW |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Derate linearly above +70°C free air temperature at a rate of 0.3 mA/°C.
2. The output currents I_{OH} and I_{OL} are specified with a capacitive current limited load = (3 x 0.01 μF) + 0.5 Ω, frequency = 8 kHz, 50% DF.
3. Derate linearly above +87°C, free air temperature at the rate of 0.77 mW/°C. Refer to Figure 13.
4. No derating required across operating temperature range.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|-----------------------------------|---------------------|-------------|------|
| V _{CC} - V _{EE} | Power Supply | 10 to 20 | V |
| I _{F(ON)} | Input Current (ON) | 10 to 16 | mA |
| V _{F(OFF)} | Input Voltage (OFF) | -3.0 to 0.8 | V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

FOD3180

ELECTRICAL–OPTICAL CHARACTERISTICS (DC) (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Test Conditions | Min | Typ* | Max | Unit |
|----------------------------------|---|---|-----------------------|------|-----------------------|-------|
| I _{OH} | High Level Output Current (Note 5) (Note 6) | V _{OH} = (V _{CC} - V _{EE} - 1 V) | 0.5 | - | - | A |
| | | V _{OH} = (V _{CC} - V _{EE} - 3 V) | 2.0 | - | - | |
| I _{OL} | Low Level Output Current (Note 5) (Note 6) | V _{OL} = (V _{CC} - V _{EE} - 1 V) | 0.5 | - | - | A |
| | | V _{OL} = (V _{CC} - V _{EE} - 3 V) | 2.0 | - | - | |
| V _{OH} | High Level Output Voltage (Note 7) (Note 8) | I _O = -100 mA | V _{CC} - 0.5 | - | - | V |
| V _{OL} | Low Level Output Voltage (Note 7) (Note 8) | I _O = 100 mA | - | - | V _{EE} + 0.5 | V |
| I _{CCH} | High Level Supply Current | Output Open, I _F = 10 to 16 mA | - | 4.8 | 6.0 | mA |
| I _{CCL} | Low Level Supply Current | Output Open, V _F = -3.0 to 0.8 V | - | 5.0 | 6.0 | mA |
| I _{FLH} | Threshold Input Current Low to High | I _O = 0 mA, V _O > 5 V | - | - | 8.0 | mA |
| V _{FHL} | Threshold Input Voltage High to Low | I _O = 0 mA, V _O < 5 V | 0.8 | - | - | V |
| V _F | Input Forward Voltage | I _F = 10 mA | 1.2 | 1.43 | 1.8 | V |
| ΔV _F / T _A | Temperature Coefficient of Forward Voltage | I _F = 10 mA | - | -1.5 | - | mV/°C |
| V _{UVLO+} | UVLO Threshold | V _O > 5 V, I _F = 10 mA | - | 8.3 | - | V |
| V _{UVLO-} | | V _O < 5 V, I _F = 10 mA | - | 7.7 | - | V |
| UVLO _{HYST} | UVLO Hysteresis | | - | 0.6 | - | V |
| BV _R | Input Reverse Breakdown Voltage | I _R = 10 μA | 5 | - | - | V |
| C _{IN} | Input Capacitance | f = 1 MHz, V _F = 0 V | - | 60 | - | pF |

*Typical values at T_A = 25°C

- The output currents I_{OH} and I_{OL} are specified with a capacitive current limited load = (3 x 0.01 μF) + 0.5 Ω, frequency = 8 kHz, 50% DF.
- The output currents I_{OH} and I_{OL} are specified with a capacitive current limited load = (3 x 0.01 μF) + 8.5 Ω, frequency = 8 kHz, 50% DF.
- In this test, V_{OH} is measured with a dc load current of 100 mA. When driving capacitive load V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- Maximum pulse width = 1 ms, maximum duty cycle = 20%.

SWITCHING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Test Conditions | Min | Typ* | Max | Unit |
|---|--|--|-----|------|-----|-------|
| t _{PLH} | Propagation Delay Time to High Output Level (Note 9) | I _F = 10 mA, R _G = 10 Ω, f = 250 kHz, Duty Cycle = 50%, C _g = 10 nF | 50 | 135 | 200 | ns |
| t _{PHL} | Propagation Delay Time to Low Output Level (Note 9) | | 50 | 105 | 200 | ns |
| P _{WD} | Pulse Width Distortion (Note 10) | | - | - | 65 | ns |
| P _{DD} (t _{PHL} - t _{PLH}) | Propagation Delay Difference Between Any Two Parts (Note 11) | | -90 | - | 90 | ns |
| t _r | Rise Time | C _L = 10nF, R _g = 10 Ω | - | 75 | - | ns |
| t _f | Fall Time | | - | 55 | - | ns |
| t _{UVLO ON} | UVLO Turn On Delay | | - | 2.0 | - | μs |
| t _{UVLO OFF} | UVLO Turn Off Delay | | - | 0.3 | - | μs |
| CM _H | Output High Level Common Mode Transient Immunity (Note 12) (Note 13) | T _A = +25°C, I _f = 10 to 16 mA, V _{CM} = 1.5 kV, V _{CC} = 20 V | 15 | - | - | kV/μs |
| CM _L | Output Low Level Common Mode Transient Immunity (Note 12) (Note 14) | T _A = +25°C, V _f = 0 V, V _{CM} = 1.5 kV, V _{CC} = 20 V | 15 | - | - | kV/μs |

*Typical values at T_A = 25°C

- t_{PHL} propagation delay is measured from the 50% level on the falling edge of the input pulse to the 50% level of the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% level on the rising edge of the input pulse to the 50% level of the rising edge of the V_O signal.
- PWD is defined as |t_{PHL} - t_{PLH}| for any given device.
- The difference between t_{PHL} and t_{PLH} between any two FOD3180 parts under same test conditions.
- Pin 1 and 4 need to be connected to LED common.
- Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse V_{CM} to assure that the output will remain in the high state (i.e. V_O > 10.0 V).
- Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM}, to assure that the output will remain in a low state (i.e. V_O < 1.0 V).

FOD3180

ISOLATION CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min | Typ* | Max | Unit |
|-----------|--|--|------|-----------|-----|----------|
| V_{ISO} | Withstand Isolation Voltage (Note 15) (Note 16) | $T_A = 25^\circ\text{C}$, R.H. < 50%, $t = 1 \text{ min.}$, $I_{I-O} \leq 20 \mu\text{A}$ | 5000 | – | – | Vrms |
| R_{I-O} | Resistance (Input to Output) (Note 16) | $V_{I-O} = 500 \text{ V}$ | – | 10^{11} | – | Ω |
| C_{I-O} | Capacitance (Input to Output) | Freq. = 1 MHz | – | 1 | – | pF |

*Typical values at $T_A = 25^\circ\text{C}$

15. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 6000 Vrms, 60 Hz for 1 second (leakage detection current limit $I_{I-O} < 5 \mu\text{A}$).

16. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.

TYPICAL PERFORMANCE CURVES




Figure 1. Input Forward Current vs. Forward Voltage




Figure 2. Low To High Input Current Threshold vs. Ambient Temperature




Figure 3. Output Low Voltage vs. Ambient Temperature




Figure 4. High Output Voltage Drop vs. Ambient Temperature




Figure 5. Supply Current vs. Ambient Temperature




Figure 6. Supply Current vs. Supply Voltage

TYPICAL PERFORMANCE CURVES (continued)




Figure 7. Propagation Delay vs. Load Capacitance




Figure 8. Propagation Delay vs. Forward LED Current




Figure 9. Propagation Delay vs. Series Load Resistance




Figure 10. Propagation Delay vs. Ambient Temperature





Figure 11. Propagation Delay vs. Supply Current

REFLOW PROFILE



- Peak reflow temperature: 260°C (package surface temperature)
- Time of temperature higher than 183°C for 160 seconds or less
- One time soldering reflow is recommended

Figure 12. Reflow Profile

OUTPUT POWER DERATING

The maximum package power dissipation is 295 mW. The package is limited to this level to ensure that under normal operating conditions and over extended temperature range that the semiconductor junction temperatures do not exceed 125°C. The package power is composed of three elements; the LED, static operating power of the output IC, and the power dissipated in the output power MOSFET transistors. The power rating of the output IC is 250 mW. This power is divided between the static power of the integrated circuit, which is the product of I_{DD} times the power supply voltage ($V_{DD} - V_{EE}$). The maximum IC static output power is 150 mW, ($V_{DD} - V_{EE}$) = 25 V, I_{DD} = 6 mA. This maximum condition is valid over the operational temperature range of -40°C to +100°C. Under these maximum operating conditions, the output of the power MOSFET is allowed to dissipate 100 mW of power.

The absolute maximum output power dissipation versus ambient temperature is shown in Figure 13. The output driver is capable of supplying 100 mW of output power over the temperature range from -40°C to 87°C. The output derates to 90 mW at the absolute maximum operating temperature of 100°C.




Figure 13. Absolute Maximum Power Dissipation vs. Ambient Temperature

The output power is the product of the average output current squared times the output transistor's $R_{DS(ON)}$:

$$P_{O(AVG)} = I_{O(AVG)}^2 \cdot R_{DS(ON)} \quad (eq. 1)$$

The $I_{O(AVG)}$ is the product of the duty factor times the peak current flowing in the output. The duty factor is the ratio of the 'on' time of the output load current divided by the period of the operating frequency. An $R_{DS(ON)}$ of 2.0 Ω results in an average output load current of 200 mA. The load duty factor is a ratio of the average output time of the power MOSFET load circuit and period of the driving frequency.

The maximum permissible, operating frequency is determined by the load supplied to the output at its resulting output pulse width. Figure 14 shows an example of a 0.03 μF gate to source capacitance with a series resistance of 8.50 Ω . This reactive load results in a composite average pulse width of 1.5 μs . Under this load condition it is not necessary to derate the absolute maximum output current until the frequency of operation exceeds 63 kHz.




Figure 14. Output Current Derating vs. Frequency

FOD3180

I_{OH} AND I_{OL} TEST CONDITIONS

This device is tested and specified when driving a complex reactive load. The load consists of a capacitor in the series with a current limiting resistor. The capacitor represents the gate to source capacitance of a power MOSFET transistor. The test load is a $0.03 \mu\text{F}$ capacitor in series with an 8.5Ω resistor. The LED test frequency is 10.0 kHz with a 50% duty cycle. The combined I_{OH} and I_{OL} output load current duty factor is 0.6% at the test frequency.

Figure 15 illustrates the relationship of the LED input drive current and the device's output voltage and sourcing and sinking currents. The $0.03 \mu\text{F}$ capacitor load represents the gate to source capacitance of a very large power MOSFET transistor. A single supply voltage of 20 V is used in the evaluation.

Figure 16 shows the test schematic to evaluate the output voltage and sourcing and sinking capability of the device. The I_{OH} and I_{OL} are measured at the peak of their respective current pulses.




Figure 15. FOD 3180 Output Current and Output Voltage vs. LED Drive




Figure 16. Test Schematic

FOD3180

ORDERING INFORMATION

| Option | Order Entry Identifier (Example) | Description† |
|-----------|----------------------------------|--|
| No option | FOD3180 | Standard Through Hole Device |
| S | FOD3180S | Surface Mount, Lead Bend |
| SD | FOD3180SD | Surface Mount, Tape and Reel |
| T | FOD3180T | 0.4" Lead Spacing |
| V | FOD3180V | VDE 0884 |
| TV | FOD3180TV | VDE 0884, 0.4" Lead Spacing |
| SV | FOD3180SV | VDE 0884, Surface Mount |
| SDV | FOD3180SDV | VDE 0884, Surface Mount, Tape and Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



PDIP8 6.6x3.81, 2.54P
CASE 646BW
ISSUE O

DATE 31 JUL 2016



- NOTES:
A) NO STANDARD APPLIES TO THIS PACKAGE
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| | | |
|-------------------------|------------------------------|--|
| DOCUMENT NUMBER: | 98AON13445G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | PDIP8 6.6X3.81, 2.54P | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



PDIP8 9.655x6.6, 2.54P
CASE 646CQ
ISSUE O

DATE 18 SEP 2017



NOTES:
A) NO STANDARD APPLIES TO THIS PACKAGE
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| | | |
|-------------------------|-------------------------------|--|
| DOCUMENT NUMBER: | 98AON13446G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | PDIP8 9.655X6.6, 2.54P | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE




PACKAGE DIMENSIONS

ON Semiconductor®




PDIP8 GW
CASE 709AC
ISSUE O

DATE 31 JUL 2016



LAND PATTERN RECOMMENDATION



NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| | | |
|-------------------------|--------------------|--|
| DOCUMENT NUMBER: | 98AON13447G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | PDIP8 GW | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE



PACKAGE DIMENSIONS

ON Semiconductor®





PDIP8 GW
CASE 709AD
ISSUE O

DATE 31 JUL 2016



LAND PATTERN RECOMMENDATION



NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| | | |
|-------------------------|--------------------|--|
| DOCUMENT NUMBER: | 98AON13448G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | PDIP8 GW | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales