

2.5 V/3.3 V ECL DUAL Differential 2:1 Multiplexer

NB100LVEP56

Description

The NB100LVEP56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or differential data signals. The device features both individual and common select inputs to address both data path and random logic applications. Common and individual selects can accept both LVECL and LVCMOS input voltage levels. Multiple V_{BB} pins are provided.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input operation, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.


Features

- Maximum Input Clock Frequency > 2.5 GHz Typical
- Maximum Input Data Rate > 2.5 Gb/s Typical
- 525 ps Typical Propagation Delays
- Low Profile QFN Package
- PECL Mode Operating Range:
 $V_{CC} = 2.375$ V to 3.8 V with $V_{EE} = 0$ V
- NECL Mode Operating Range:
 $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -3.8 V
- Separate, Common Select, and Individual Select
(Compatible with ECL and CMOS Input Voltage Levels)
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- Multiple V_{BB} Outputs
- These Devices are Pb-Free and are RoHS Compliant




ON Semiconductor®

www.onsemi.com



QFN24
MN SUFFIX
CASE 485L

MARKING DIAGRAM*



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note [AND8002/D](#).

ORDERING INFORMATION

Device	Package	Shipping†
NB100LVEP56MNG	QFN24 (Pb-Free)	92 Units / Tube
NB100LVEP56MNR2G	QFN24 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NB100LVEP56

Table 1. PIN FUNCTION DESCRIPTION

Pin No.	Name	I/O	Default State	Description
3,9,18,19,20	V _{CC}	–	–	Positive Supply Voltage. All VCC Pins must be Externally Connected to Power Supply to Guarantee Proper Operation.
15,24	V _{EE}	–	–	Negative Supply Voltage. All VEE Pins must be Externally Connected to Power Supply to Guarantee Proper Operation.
6,12	V _{BB0} , V _{BB1}	–	–	ECL Reference Voltage Output
4	D0a	ECL Input	Low	Noninverted Differential Data a Input to MUX 0. Internal 75 kΩ to V _{EE} .
5	$\overline{D0a}$	ECL Input	High	Inverted Differential Data a Input to MUX 0. Internal 75 kΩ to V _{EE} and 37 kΩ to V _{CC} .
7	D0b	ECL Input	Low	Noninverted Differential Data b Input to MUX 0. Internal 75 kΩ to V _{EE} .
8	$\overline{D0b}$	ECL Input	High	Inverted Differential Data b Input to MUX 0. Internal 75 kΩ to V _{EE} and 37 kΩ to V _{CC} .
10	D1a	ECL Input	Low	Noninverted Differential Data a Input to MUX 1. Internal 75 kΩ to V _{EE} .
11	$\overline{D1a}$	ECL Input	High	Inverted Differential Data a Input to MUX 1. Internal 75 kΩ to V _{EE} and 37 kΩ to V _{CC} .
13	D1b	ECL Input	Low	Noninverted Differential Data b Input to MUX 1. Internal 75 kΩ to V _{EE} .
14	$\overline{D1b}$	ECL Input	High	Inverted Differential Data b Input to MUX 1. Internal 75 kΩ to V _{EE} and 37 kΩ to V _{CC} .
2	Q0	ECL Output	–	Noninverted Differential Output MUX 0. Typically Terminated with 50 Ω to V _{TT} = V _{CC} – 2.0 V.
1	$\overline{Q0}$	ECL Output	–	Inverted Differential Output MUX 0. Typically Terminated with 50 Ω to V _{TT} = V _{CC} – 2.0 V.
17	Q1	ECL Output	–	Noninverted Differential Output MUX 1. Typically Terminated with 50 Ω to V _{TT} = V _{CC} – 2.0 V.
16	$\overline{Q1}$	ECL Output	–	Inverted Differential Output MUX 1. Typically Terminated with 50 Ω to V _{TT} = V _{CC} – 2.0 V.
23	SEL0	ECL, CMOS Input	Low	Noninverted Differential Select Input to MUX 0. Internal 75 kΩ to V _{EE} .
22	COM_SEL	ECL, CMOS Input	Low	Noninverted Differential Common Select Input to Both MUX. Internal 75 kΩ to V _{EE} .
21	SEL1	ECL, CMOS Input	Low	Noninverted Differential Select Input to MUX 1. Internal 75 kΩ to V _{EE} .
–	EP	–		Exposed Pad. The exposed pad (EP) on the package bottom must be attached to a heat-sinking conduit. The exposed pad may only be electrically connected to V _{EE} .

NB100LVEP56




Table 2. TRUTH TABLE

SEL0	SEL1	COM_SEL	Q0, Q0̄	Q1, Q1̄
X	X	H	a	a
L	L	L	b	b
L	H	L	b	a
H	H	L	a	a
H	L	L	a	b

Figure 1. Logic Diagram




Figure 2. QFN-24 Lead Pinout (Top View)

Table 3. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor (R1)	75 kΩ
Internal Input Pullup Resistor (R2)	37 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 2 kV
Moisture Sensitivity (Note 1) QFN-24	Pb-Free Pkg Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	354 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note [AND8003/D](#).

NB100LVEP56

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	Negative Mode Power Supply	V _{CC} = 0 V		-6	V
V _I	Positive Mode Input Voltage Negative Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	V _I ≤ V _{CC} V _I ≥ V _{EE}	6 -6	V V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			±0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient) JEDEC 51-6 (2S2P-Multi Layer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-24	11	°C/W
T _{sol}	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. DC CHARACTERISTICS, PECL V_{CC} = 2.5 V, V_{EE} = 0 V (Note 2)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{EE}	Negative Power Supply Current	35	45	55	35	45	55	35	48	58	mA
V _{OH}	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{OL}	Output LOW Voltage (Note 3)	555	775	900	555	775	900	555	775	900	mV
V _{IH}	Input HIGH Voltage (SEL0, SEL1, COM_SEL) Input HIGH Voltage (D Inputs) (Note 4)	1335 1335		V _{CC} 1620	1335 1335		V _{CC} 1620	1275 1275		V _{CC} 1620	mV
V _{IL}	Input LOW Voltage (SEL0, SEL1, COM_SEL) Input LOW Voltage (D Inputs) (Note 4)	V _{EE} 555		875 875	V _{EE} 555		875 875	V _{EE} 555		875 875	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
I _{IH}	Input HIGH Current (@V _{IH})			150			150			150	μA
I _{IL}	Input LOW Current (@V _{IL})	D D̄ SEL	0.5 -150 -150		0.5 -150 -150			0.5 -150 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary -0.125 V to +1.3 V.
- All loading with 50 Ω to V_{CC} - 2.0 V.
- Do not use V_{BB} at V_{CC} < 3.0 V.
- V_{IHCMR} min varies 1:1 with V_{EE}. V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NB100LVEP56

Table 6. DC CHARACTERISTICS, PECL $V_{CC} = 3.3\text{ V}$, $V_{EE} = 0\text{ V}$ (Note 6)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Negative Power Supply Current	35	45	55	35	45	55	35	48	58	mA
V_{OH}	Output HIGH Voltage (Note 7)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V_{OL}	Output LOW Voltage (Note 7)	1355	1575	1700	1355	1575	1700	1355	1575	1700	mV
V_{IH}	Input HIGH Voltage (SEL0, SEL1, COM_SEL) Input HIGH Voltage (D Inputs)	2135 2135		V_{CC} 2420	2135 2135		V_{CC} 2420	2135 2135		V_{CC} 2420	mV
V_{IL}	Input LOW Voltage (SEL0, SEL1, COM_SEL) Input LOW Voltage (D Inputs)	V_{EE} 1355		1675 1675	V_{EE} 1355		1675 1675	V_{EE} 1355		1675 1675	mV
V_{BB}	Output Reference Voltage (Note 8)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9)	1.2		3.3	1.2		3.3	1.2		3.3	V
I_{IH}	Input HIGH Current (@ V_{IH})			150			150			150	μA
I_{IL}	Input LOW Current (@ V_{IL})	D \bar{D} SEL	0.5 -150 -150		0.5 -150 -150			0.5 -150 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

6. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.5 V to -0.3 V.

7. All loading with 50 Ω to $V_{CC} - 2.0\text{ V}$.

8. Single-Ended input operation is limited to $V_{CC} \geq 3.0\text{ V}$ in PECL mode.

9. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 7. DC CHARACTERISTICS, NECL $V_{CC} = 0\text{ V}$, $V_{EE} = -3.8\text{ V}$ to -2.375 V (Note 10)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Negative Power Supply Current	35	45	55	35	45	55	35	48	58	mA
V_{OH}	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V_{OL}	Output LOW Voltage (Note 11)	-1945	-1725	-1600	-1945	-1725	-1600	-1945	-1725	-1600	mV
V_{IH}	Input HIGH Voltage (SEL0, SEL1, COM_SEL) Input HIGH Voltage (D Inputs)	-1165 -1165		V_{CC} -880	-1165 -1165		V_{CC} -880	-1165 -1165		V_{CC} -880	mV
V_{IL}	Input LOW Voltage (SEL0, SEL1, COM_SEL) Input LOW Voltage (\bar{D} Inputs)	V_{EE} -1945		-1600 -1600	V_{EE} -1945		-1600 -1600	V_{EE} -1945		-1600 -1600	mV
V_{BB}	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	V
I_{IH}	Input HIGH Current (@ V_{IH})			150			150			150	μA
I_{IL}	Input LOW Current (@ V_{IL})	D \bar{D} SEL	0.5 -150 -150		0.5 -150 -150			0.5 -150 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

10. Input and output parameters vary 1:1 with V_{CC} .

11. All loading with 50 Ω to $V_{CC} - 2.0\text{ V}$.

12. Single-Ended input operation is limited to V_{EE} from -3.0 V to -5.5 V in NECL mode.

13. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NB100LVEP56

Table 8. AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -2.375\text{ V}$ to -3.8 V or $V_{CC} = 2.375\text{ V}$ to 3.8 V ; $V_{EE} = 0\text{ V}$ (Note 14)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{OUTPP}	Output Voltage Amplitude (See Figure 3) $f_{in} \leq 1\text{ GHz}$ $f_{in} = 2\text{ GHz}$ $f_{in} = 2.5\text{ GHz}$	525 500 400	700 600 500		550 500 350	700 600 450		500 400 200	700 500 300		mV
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential D to Q, \bar{Q} SEL to Q, \bar{Q} COM_SEL to Q, \bar{Q}	375 575 550	500 775 750	625 975 950	400 625 600	525 825 800	650 1025 1000	450 700 700	575 900 900	700 1100 1100	ps
t_{Skew}	Pulse Skew (Note 15) Within Device Input Skew (Note 16) Within Device Output Skew (Note 17) Device-to-Device Skew (Note 18)		10 5 15 50	50 30 50 200		10 5 15 50			10 5 15 50	50 30 50 200	ps
t_{JITTER}	RMS Random Clock Jitter (Note 19) @ $\leq 1.0\text{ GHz}$ @ $\leq 1.5\text{ GHz}$ @ $\leq 2.0\text{ GHz}$ @ $\leq 2.5\text{ GHz}$ Peak-to-Peak Data Dependent Jitter (Note 20) @ 0.5 GHz @ 1.25 GHz @ 2.488 GHz		0.269 0.306 0.250 0.339	0.4 0.4 0.4 0.8		0.307 0.303 0.305 0.895	0.4 0.4 0.5 2.0		0.371 0.391 0.722 2.443	0.5 0.6 1.2 7.7	ps
V_{INPP}	Input Voltage Swing (Differential Configuration) (Note 21)	150	800	1200	150	800	1200	150	800	1200	mV
t_r t_f	Output Rise/Fall Times @ 50 MHz (20% – 80%) Q, \bar{Q}	60	110	150	60	120	170	90	140	230	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm.

14. Measured using a 750 mV source, 50% duty cycle clock source. All loading with $50\ \Omega$ to $V_{CC} - 2.0\text{ V}$. Input edge rates 150 ps (20% – 80%).

15. Pulse Skew $|t_{PLH} - t_{PHL}|$

16. Worst case difference between D0a and D0b (or between D1a or D1b), when both output come from same input.

17. Worst case difference between Q0 and Q1 outputs.

18. Skew is measured between outputs under identical transitions.

19. Additive RMS jitter with 50% Duty Cycle Clock Signal.

20. Additive Peak-to-Peak jitter with input NRZ data at PRBS $2^{31}-1$.

21. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at $V_{CC} = 2.5\text{ V}$, 25°C

NB100LVEP56




Figure 4. AC Reference Measurement




Figure 5. Typical Termination for Output Driver and Device Evaluation
(See Application Note [AND8020/D](#) – Termination of ECL Logic Devices.)


Resource Reference of Application Notes

- AN1405/D – ECL Clock Distribution Techniques
- AN1406/D – Designing with PECL (ECL at +5.0 V)
- AN1503/D – ECLinPS™ I/O SPICE Modeling Kit
- AN1504/D – Metastability and the ECLinPS Family
- AN1568/D – Interfacing Between LVDS and ECL
- AN1672/D – The ECL Translator Guide
- AND8001/D – Odd Number Counters Design
- AND8002/D – Marking and Date Codes
- AND8020/D – Termination of ECL Logic Devices
- AND8066/D – Interfacing with ECLinPS
- AND8090/D – AC Characteristics of ECL Devices

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS

ON Semiconductor®




1 24


SCALE 2:1

QFN24, 4x4, 0.5P
CASE 485L
ISSUE B


DATE 05 JUN 2012




TOP VIEW




SIDE VIEW



BOTTOM VIEW



DETAIL A
ALTERNATE
CONSTRUCTIONS




DETAIL B
ALTERNATE TERMINAL
CONSTRUCTIONS

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20	REF
b	0.20	0.30
D	4.00	BSC
D2	2.70	2.90
E	4.00	BSC
E2	2.70	2.90
e	0.50	BSC
L	0.30	0.50
L1	0.05	0.15

GENERIC MARKING DIAGRAM*




- XXXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

RECOMMENDED SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98AON11783D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	QFN24, 4X4, 0.5P	PAGE 1 OF 1

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales